File tree Expand file tree Collapse file tree 1 file changed +3
-2
lines changed Expand file tree Collapse file tree 1 file changed +3
-2
lines changed Original file line number Diff line number Diff line change @@ -982,9 +982,9 @@ void RegAllocFastImpl::allocVirtRegUndef(MachineOperand &MO) {
982
982
if (!shouldAllocateRegister (VirtReg))
983
983
return ;
984
984
985
- MO.setIsRenamable ();
986
985
LiveRegMap::iterator LRI = findLiveVirtReg (VirtReg);
987
986
MCPhysReg PhysReg;
987
+ bool IsRenamable = true ;
988
988
if (LRI != LiveVirtRegs.end () && LRI->PhysReg ) {
989
989
PhysReg = LRI->PhysReg ;
990
990
} else {
@@ -998,7 +998,7 @@ void RegAllocFastImpl::allocVirtRegUndef(MachineOperand &MO) {
998
998
// basic.
999
999
PhysReg = getErrorAssignment (*LRI, *MO.getParent (), RC);
1000
1000
LRI->Error = true ;
1001
- MO. setIsRenamable ( false ) ;
1001
+ IsRenamable = false ;
1002
1002
} else
1003
1003
PhysReg = AllocationOrder.front ();
1004
1004
}
@@ -1009,6 +1009,7 @@ void RegAllocFastImpl::allocVirtRegUndef(MachineOperand &MO) {
1009
1009
MO.setSubReg (0 );
1010
1010
}
1011
1011
MO.setReg (PhysReg);
1012
+ MO.setIsRenamable (IsRenamable);
1012
1013
}
1013
1014
1014
1015
// / Variation of defineVirtReg() with special handling for livethrough regs
You can’t perform that action at this time.
0 commit comments