Skip to content

Commit 2fdfea0

Browse files
authored
[AMDGPU] Add v2i32 to the VS_64 types. NFCI. (llvm#88318)
I am trying to use VOP3Inst with intrinsic taking v2i32 operand and it fails to create patterm without it.
1 parent af7c196 commit 2fdfea0

File tree

2 files changed

+5
-5
lines changed

2 files changed

+5
-5
lines changed

llvm/lib/Target/AMDGPU/SIInstructions.td

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -2087,7 +2087,7 @@ def : GCNPat <
20872087
def : GCNPat <
20882088
(DivergentUnaryFrag<fneg> (v2f32 VReg_64:$src)),
20892089
(V_PK_ADD_F32 11 /* OP_SEL_1 | NEG_LO | HEG_HI */, VReg_64:$src,
2090-
11 /* OP_SEL_1 | NEG_LO | HEG_HI */, 0,
2090+
11 /* OP_SEL_1 | NEG_LO | HEG_HI */, (i64 0),
20912091
0, 0, 0, 0, 0)
20922092
> {
20932093
let SubtargetPredicate = HasPackedFP32Ops;
@@ -2999,15 +2999,15 @@ def : GCNPat<
29992999
let SubtargetPredicate = HasPackedFP32Ops in {
30003000
def : GCNPat<
30013001
(fcanonicalize (v2f32 (VOP3PMods v2f32:$src, i32:$src_mods))),
3002-
(V_PK_MUL_F32 0, CONST.FP32_ONE, $src_mods, $src)
3002+
(V_PK_MUL_F32 0, (i64 CONST.FP32_ONE), $src_mods, $src)
30033003
>;
30043004
}
30053005

30063006
// TODO: Handle fneg like other types.
30073007
let SubtargetPredicate = isNotGFX12Plus in {
30083008
def : GCNPat<
30093009
(fcanonicalize (f64 (VOP3Mods f64:$src, i32:$src_mods))),
3010-
(V_MUL_F64_e64 0, CONST.FP64_ONE, $src_mods, $src)
3010+
(V_MUL_F64_e64 0, (i64 CONST.FP64_ONE), $src_mods, $src)
30113011
>;
30123012
}
30133013
} // End AddedComplexity = -5
@@ -3369,7 +3369,7 @@ def : GCNPat <
33693369
SRCMODS.NONE,
33703370
(V_FRACT_F64_e64 $mods, $x),
33713371
SRCMODS.NONE,
3372-
(V_MOV_B64_PSEUDO 0x3fefffffffffffff)),
3372+
(V_MOV_B64_PSEUDO (i64 0x3fefffffffffffff))),
33733373
$x,
33743374
(V_CMP_CLASS_F64_e64 SRCMODS.NONE, $x, (i32 3 /*NaN*/))))
33753375
>;

llvm/lib/Target/AMDGPU/SIRegisterInfo.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1046,7 +1046,7 @@ def VS_32_Lo128 : SIRegisterClass<"AMDGPU", [i32, f32, i16, f16, bf16, v2i16, v2
10461046
let HasSGPR = 1;
10471047
}
10481048

1049-
def VS_64 : SIRegisterClass<"AMDGPU", [i64, f64, v2f32], 32, (add VReg_64, SReg_64)> {
1049+
def VS_64 : SIRegisterClass<"AMDGPU", VReg_64.RegTypes, 32, (add VReg_64, SReg_64)> {
10501050
let isAllocatable = 0;
10511051
let HasVGPR = 1;
10521052
let HasSGPR = 1;

0 commit comments

Comments
 (0)