We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 33e2000 commit 39f77b3Copy full SHA for 39f77b3
llvm/lib/Target/X86/X86CallLowering.cpp
@@ -134,9 +134,10 @@ struct X86OutgoingValueHandler : public CallLowering::IncomingValueHandler {
134
unsigned ValSize = VA.getValVT().getSizeInBits();
135
unsigned LocSize = VA.getLocVT().getSizeInBits();
136
if (PhysRegSize > ValSize && LocSize == ValSize) {
137
- assert((PhysRegSize == 128 || PhysRegSize == 80) && "We expect that to be 128 bit");
138
- auto MIB = MIRBuilder.buildAnyExt(LLT::scalar(PhysRegSize), ValVReg);
139
- ExtReg = MIB.getReg(0);
+ assert((PhysRegSize == 128 || PhysRegSize == 80) &&
+ "We expect that to be 128 bit");
+ ExtReg =
140
+ MIRBuilder.buildAnyExt(LLT::scalar(PhysRegSize), ValVReg).getReg(0);
141
} else
142
ExtReg = extendRegister(ValVReg, VA);
143
0 commit comments