Skip to content

Commit 5b47256

Browse files
committed
[X86] Add test to show the effect caused by D109607. NFC
1 parent 228dd20 commit 5b47256

File tree

1 file changed

+101
-0
lines changed

1 file changed

+101
-0
lines changed

clang/test/CodeGen/X86/va-arg-sse.c

Lines changed: 101 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,101 @@
1+
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
2+
// RUN: %clang_cc1 %s -emit-llvm -o - -triple x86_64-unknown-unknown | FileCheck %s
3+
4+
#include <stdarg.h>
5+
6+
struct S { float a[3]; };
7+
struct S a[5];
8+
9+
// CHECK-LABEL: @check(
10+
// CHECK-NEXT: entry:
11+
// CHECK-NEXT: [[RETVAL:%.*]] = alloca i32, align 4
12+
// CHECK-NEXT: [[Z_ADDR:%.*]] = alloca i32, align 4
13+
// CHECK-NEXT: [[ARG:%.*]] = alloca [[STRUCT_S:%.*]], align 4
14+
// CHECK-NEXT: [[P:%.*]] = alloca %struct.S*, align 8
15+
// CHECK-NEXT: [[AP:%.*]] = alloca [1 x %struct.__va_list_tag], align 16
16+
// CHECK-NEXT: [[J:%.*]] = alloca i32, align 4
17+
// CHECK-NEXT: [[K:%.*]] = alloca i32, align 4
18+
// CHECK-NEXT: [[I:%.*]] = alloca i32, align 4
19+
// CHECK-NEXT: [[TMP:%.*]] = alloca [[STRUCT_S]], align 4
20+
// CHECK-NEXT: store i32 [[Z:%.*]], i32* [[Z_ADDR]], align 4
21+
// CHECK-NEXT: store i32 0, i32* [[J]], align 4
22+
// CHECK-NEXT: store i32 0, i32* [[K]], align 4
23+
// CHECK-NEXT: [[ARRAYDECAY:%.*]] = getelementptr inbounds [1 x %struct.__va_list_tag], [1 x %struct.__va_list_tag]* [[AP]], i64 0, i64 0
24+
// CHECK-NEXT: [[ARRAYDECAY1:%.*]] = bitcast %struct.__va_list_tag* [[ARRAYDECAY]] to i8*
25+
// CHECK-NEXT: call void @llvm.va_start(i8* [[ARRAYDECAY1]])
26+
// CHECK-NEXT: store %struct.S* getelementptr inbounds ([5 x %struct.S], [5 x %struct.S]* @a, i64 0, i64 2), %struct.S** [[P]], align 8
27+
// CHECK-NEXT: [[ARRAYDECAY2:%.*]] = getelementptr inbounds [1 x %struct.__va_list_tag], [1 x %struct.__va_list_tag]* [[AP]], i64 0, i64 0
28+
// CHECK-NEXT: [[FP_OFFSET_P:%.*]] = getelementptr inbounds [[STRUCT___VA_LIST_TAG:%.*]], %struct.__va_list_tag* [[ARRAYDECAY2]], i32 0, i32 1
29+
// CHECK-NEXT: [[FP_OFFSET:%.*]] = load i32, i32* [[FP_OFFSET_P]], align 4
30+
// CHECK-NEXT: [[FITS_IN_FP:%.*]] = icmp ule i32 [[FP_OFFSET]], 144
31+
// CHECK-NEXT: br i1 [[FITS_IN_FP]], label [[VAARG_IN_REG:%.*]], label [[VAARG_IN_MEM:%.*]]
32+
// CHECK: vaarg.in_reg:
33+
// CHECK-NEXT: [[TMP0:%.*]] = getelementptr inbounds [[STRUCT___VA_LIST_TAG]], %struct.__va_list_tag* [[ARRAYDECAY2]], i32 0, i32 3
34+
// CHECK-NEXT: [[REG_SAVE_AREA:%.*]] = load i8*, i8** [[TMP0]], align 16
35+
// CHECK-NEXT: [[TMP1:%.*]] = getelementptr i8, i8* [[REG_SAVE_AREA]], i32 [[FP_OFFSET]]
36+
// CHECK-NEXT: [[TMP2:%.*]] = getelementptr inbounds i8, i8* [[TMP1]], i64 16
37+
// CHECK-NEXT: [[TMP3:%.*]] = bitcast %struct.S* [[TMP]] to { <2 x float>, <2 x float> }*
38+
// CHECK-NEXT: [[TMP4:%.*]] = bitcast i8* [[TMP1]] to <2 x float>*
39+
// CHECK-NEXT: [[TMP5:%.*]] = load <2 x float>, <2 x float>* [[TMP4]], align 16
40+
// CHECK-NEXT: [[TMP6:%.*]] = getelementptr inbounds { <2 x float>, <2 x float> }, { <2 x float>, <2 x float> }* [[TMP3]], i32 0, i32 0
41+
// CHECK-NEXT: store <2 x float> [[TMP5]], <2 x float>* [[TMP6]], align 4
42+
// CHECK-NEXT: [[TMP7:%.*]] = bitcast i8* [[TMP2]] to <2 x float>*
43+
// CHECK-NEXT: [[TMP8:%.*]] = load <2 x float>, <2 x float>* [[TMP7]], align 16
44+
// CHECK-NEXT: [[TMP9:%.*]] = getelementptr inbounds { <2 x float>, <2 x float> }, { <2 x float>, <2 x float> }* [[TMP3]], i32 0, i32 1
45+
// CHECK-NEXT: store <2 x float> [[TMP8]], <2 x float>* [[TMP9]], align 4
46+
// CHECK-NEXT: [[TMP10:%.*]] = bitcast { <2 x float>, <2 x float> }* [[TMP3]] to %struct.S*
47+
// CHECK-NEXT: [[TMP11:%.*]] = add i32 [[FP_OFFSET]], 32
48+
// CHECK-NEXT: store i32 [[TMP11]], i32* [[FP_OFFSET_P]], align 4
49+
// CHECK-NEXT: br label [[VAARG_END:%.*]]
50+
// CHECK: vaarg.in_mem:
51+
// CHECK-NEXT: [[OVERFLOW_ARG_AREA_P:%.*]] = getelementptr inbounds [[STRUCT___VA_LIST_TAG]], %struct.__va_list_tag* [[ARRAYDECAY2]], i32 0, i32 2
52+
// CHECK-NEXT: [[OVERFLOW_ARG_AREA:%.*]] = load i8*, i8** [[OVERFLOW_ARG_AREA_P]], align 8
53+
// CHECK-NEXT: [[TMP12:%.*]] = bitcast i8* [[OVERFLOW_ARG_AREA]] to %struct.S*
54+
// CHECK-NEXT: [[OVERFLOW_ARG_AREA_NEXT:%.*]] = getelementptr i8, i8* [[OVERFLOW_ARG_AREA]], i32 16
55+
// CHECK-NEXT: store i8* [[OVERFLOW_ARG_AREA_NEXT]], i8** [[OVERFLOW_ARG_AREA_P]], align 8
56+
// CHECK-NEXT: br label [[VAARG_END]]
57+
// CHECK: vaarg.end:
58+
// CHECK-NEXT: [[VAARG_ADDR:%.*]] = phi %struct.S* [ [[TMP10]], [[VAARG_IN_REG]] ], [ [[TMP12]], [[VAARG_IN_MEM]] ]
59+
// CHECK-NEXT: [[TMP13:%.*]] = bitcast %struct.S* [[ARG]] to i8*
60+
// CHECK-NEXT: [[TMP14:%.*]] = bitcast %struct.S* [[VAARG_ADDR]] to i8*
61+
// CHECK-NEXT: call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP13]], i8* align 4 [[TMP14]], i64 12, i1 false)
62+
// CHECK-NEXT: [[ARRAYDECAY3:%.*]] = getelementptr inbounds [1 x %struct.__va_list_tag], [1 x %struct.__va_list_tag]* [[AP]], i64 0, i64 0
63+
// CHECK-NEXT: [[ARRAYDECAY34:%.*]] = bitcast %struct.__va_list_tag* [[ARRAYDECAY3]] to i8*
64+
// CHECK-NEXT: call void @llvm.va_end(i8* [[ARRAYDECAY34]])
65+
// CHECK-NEXT: [[TMP15:%.*]] = load %struct.S*, %struct.S** [[P]], align 8
66+
// CHECK-NEXT: [[TOBOOL:%.*]] = icmp ne %struct.S* [[TMP15]], null
67+
// CHECK-NEXT: br i1 [[TOBOOL]], label [[LAND_LHS_TRUE:%.*]], label [[IF_END:%.*]]
68+
// CHECK: land.lhs.true:
69+
// CHECK-NEXT: [[TMP16:%.*]] = load %struct.S*, %struct.S** [[P]], align 8
70+
// CHECK-NEXT: [[A:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[TMP16]], i32 0, i32 0
71+
// CHECK-NEXT: [[ARRAYIDX:%.*]] = getelementptr inbounds [3 x float], [3 x float]* [[A]], i64 0, i64 2
72+
// CHECK-NEXT: [[TMP17:%.*]] = load float, float* [[ARRAYIDX]], align 4
73+
// CHECK-NEXT: [[A5:%.*]] = getelementptr inbounds [[STRUCT_S]], %struct.S* [[ARG]], i32 0, i32 0
74+
// CHECK-NEXT: [[ARRAYIDX6:%.*]] = getelementptr inbounds [3 x float], [3 x float]* [[A5]], i64 0, i64 2
75+
// CHECK-NEXT: [[TMP18:%.*]] = load float, float* [[ARRAYIDX6]], align 4
76+
// CHECK-NEXT: [[CMP:%.*]] = fcmp une float [[TMP17]], [[TMP18]]
77+
// CHECK-NEXT: br i1 [[CMP]], label [[IF_THEN:%.*]], label [[IF_END]]
78+
// CHECK: if.then:
79+
// CHECK-NEXT: store i32 0, i32* [[RETVAL]], align 4
80+
// CHECK-NEXT: br label [[RETURN:%.*]]
81+
// CHECK: if.end:
82+
// CHECK-NEXT: store i32 1, i32* [[RETVAL]], align 4
83+
// CHECK-NEXT: br label [[RETURN]]
84+
// CHECK: return:
85+
// CHECK-NEXT: [[TMP19:%.*]] = load i32, i32* [[RETVAL]], align 4
86+
// CHECK-NEXT: ret i32 [[TMP19]]
87+
//
88+
int check (int z, ...)
89+
{
90+
struct S arg, *p;
91+
va_list ap;
92+
int j = 0, k = 0;
93+
int i;
94+
va_start (ap, z);
95+
p = &a[2];
96+
arg = va_arg (ap, struct S);
97+
va_end (ap);
98+
if (p && p->a[2] != arg.a[2])
99+
return 0;
100+
return 1;
101+
}

0 commit comments

Comments
 (0)