@@ -15853,7 +15853,11 @@ bool PPCTargetLowering::getTgtMemIntrinsic(IntrinsicInfo &Info,
15853
15853
case Intrinsic::ppc_altivec_lvehx:
15854
15854
case Intrinsic::ppc_altivec_lvewx:
15855
15855
case Intrinsic::ppc_vsx_lxvd2x:
15856
- case Intrinsic::ppc_vsx_lxvw4x: {
15856
+ case Intrinsic::ppc_vsx_lxvw4x:
15857
+ case Intrinsic::ppc_vsx_lxvd2x_be:
15858
+ case Intrinsic::ppc_vsx_lxvw4x_be:
15859
+ case Intrinsic::ppc_vsx_lxvl:
15860
+ case Intrinsic::ppc_vsx_lxvll: {
15857
15861
EVT VT;
15858
15862
switch (Intrinsic) {
15859
15863
case Intrinsic::ppc_altivec_lvebx:
@@ -15866,6 +15870,7 @@ bool PPCTargetLowering::getTgtMemIntrinsic(IntrinsicInfo &Info,
15866
15870
VT = MVT::i32;
15867
15871
break;
15868
15872
case Intrinsic::ppc_vsx_lxvd2x:
15873
+ case Intrinsic::ppc_vsx_lxvd2x_be:
15869
15874
VT = MVT::v2f64;
15870
15875
break;
15871
15876
default:
@@ -15888,7 +15893,11 @@ bool PPCTargetLowering::getTgtMemIntrinsic(IntrinsicInfo &Info,
15888
15893
case Intrinsic::ppc_altivec_stvehx:
15889
15894
case Intrinsic::ppc_altivec_stvewx:
15890
15895
case Intrinsic::ppc_vsx_stxvd2x:
15891
- case Intrinsic::ppc_vsx_stxvw4x: {
15896
+ case Intrinsic::ppc_vsx_stxvw4x:
15897
+ case Intrinsic::ppc_vsx_stxvd2x_be:
15898
+ case Intrinsic::ppc_vsx_stxvw4x_be:
15899
+ case Intrinsic::ppc_vsx_stxvl:
15900
+ case Intrinsic::ppc_vsx_stxvll: {
15892
15901
EVT VT;
15893
15902
switch (Intrinsic) {
15894
15903
case Intrinsic::ppc_altivec_stvebx:
@@ -15901,6 +15910,7 @@ bool PPCTargetLowering::getTgtMemIntrinsic(IntrinsicInfo &Info,
15901
15910
VT = MVT::i32;
15902
15911
break;
15903
15912
case Intrinsic::ppc_vsx_stxvd2x:
15913
+ case Intrinsic::ppc_vsx_stxvd2x_be:
15904
15914
VT = MVT::v2f64;
15905
15915
break;
15906
15916
default:
0 commit comments