@@ -62,11 +62,7 @@ NativeRegisterContextLinux::CreateHostNativeRegisterContextLinux(
62
62
case llvm::Triple::aarch64: {
63
63
// Configure register sets supported by this AArch64 target.
64
64
// Read SVE header to check for SVE support.
65
- #if LLDB_HAVE_USER_SVE_HEADER
66
65
struct user_sve_header sve_header;
67
- #else
68
- struct sve_header {};
69
- #endif
70
66
struct iovec ioVec;
71
67
ioVec.iov_base = &sve_header;
72
68
ioVec.iov_len = sizeof (sve_header);
@@ -211,21 +207,13 @@ NativeRegisterContextLinux_arm64::ReadRegister(const RegisterInfo *reg_info,
211
207
if (reg == GetRegisterInfo ().GetRegNumFPSR ()) {
212
208
sve_reg_num = reg;
213
209
if (m_sve_state == SVEState::Full)
214
- #if LLDB_HAVE_USER_SVE_HEADER
215
210
offset = sve::PTraceFPSROffset (sve::vq_from_vl (m_sve_header.vl ));
216
- #else
217
- offset = 0 ;
218
- #endif
219
211
else if (m_sve_state == SVEState::FPSIMD)
220
212
offset = sve::ptrace_fpsimd_offset + (32 * 16 );
221
213
} else if (reg == GetRegisterInfo ().GetRegNumFPCR ()) {
222
214
sve_reg_num = reg;
223
215
if (m_sve_state == SVEState::Full)
224
- #if LLDB_HAVE_USER_SVE_HEADER
225
216
offset = sve::PTraceFPCROffset (sve::vq_from_vl (m_sve_header.vl ));
226
- #else
227
- offset = 0 ;
228
- #endif
229
217
else if (m_sve_state == SVEState::FPSIMD)
230
218
offset = sve::ptrace_fpsimd_offset + (32 * 16 ) + 4 ;
231
219
} else {
@@ -353,21 +341,13 @@ Status NativeRegisterContextLinux_arm64::WriteRegister(
353
341
if (reg == GetRegisterInfo ().GetRegNumFPSR ()) {
354
342
sve_reg_num = reg;
355
343
if (m_sve_state == SVEState::Full)
356
- #if LLDB_HAVE_USER_SVE_HEADER
357
344
offset = sve::PTraceFPSROffset (sve::vq_from_vl (m_sve_header.vl ));
358
- #else
359
- offset = 0 ;
360
- #endif
361
345
else if (m_sve_state == SVEState::FPSIMD)
362
346
offset = sve::ptrace_fpsimd_offset + (32 * 16 );
363
347
} else if (reg == GetRegisterInfo ().GetRegNumFPCR ()) {
364
348
sve_reg_num = reg;
365
349
if (m_sve_state == SVEState::Full)
366
- #if LLDB_HAVE_USER_SVE_HEADER
367
350
offset = sve::PTraceFPCROffset (sve::vq_from_vl (m_sve_header.vl ));
368
- #else
369
- offset = 0 ;
370
- #endif
371
351
else if (m_sve_state == SVEState::FPSIMD)
372
352
offset = sve::ptrace_fpsimd_offset + (32 * 16 ) + 4 ;
373
353
} else {
@@ -844,22 +824,18 @@ void NativeRegisterContextLinux_arm64::ConfigureRegisterContext() {
844
824
if (error.Success ()) {
845
825
// If SVE is enabled thread can switch between SVEState::FPSIMD and
846
826
// SVEState::Full on every stop.
847
- #if LLDB_HAVE_USER_SVE_HEADER
848
827
if ((m_sve_header.flags & sve::ptrace_regs_mask) ==
849
828
sve::ptrace_regs_fpsimd)
850
829
m_sve_state = SVEState::FPSIMD;
851
830
else if ((m_sve_header.flags & sve::ptrace_regs_mask) ==
852
831
sve::ptrace_regs_sve)
853
832
m_sve_state = SVEState::Full;
854
- #endif
855
833
856
834
// On every stop we configure SVE vector length by calling
857
835
// ConfigureVectorLength regardless of current SVEState of this thread.
858
836
uint32_t vq = RegisterInfoPOSIX_arm64::eVectorQuadwordAArch64SVE;
859
- #if LLDB_HAVE_USER_SVE_HEADER
860
837
if (sve_vl_valid (m_sve_header.vl ))
861
838
vq = sve::vq_from_vl (m_sve_header.vl );
862
- #endif
863
839
864
840
GetRegisterInfo ().ConfigureVectorLength (vq);
865
841
m_sve_ptrace_payload.resize (sve::PTraceSize (vq, sve::ptrace_regs_sve));
0 commit comments