|
| 1 | +; RUN: opt -loop-vectorize -force-vector-width=2 -force-vector-interleave=2 -scev-verify-ir -S %s | FileCheck %s |
| 2 | + |
| 3 | +; Make sure SCEV is not queried while the IR is temporarily invalid. The tests |
| 4 | +; deliberately do not check for details of the vectorized IR, because that's |
| 5 | +; not the focus of the test. |
| 6 | + |
| 7 | +define void @pr49538() { |
| 8 | +; CHECK-LABEL: @pr49538 |
| 9 | +; CHECK: vector.body: |
| 10 | +; |
| 11 | +entry: |
| 12 | + br label %loop.0 |
| 13 | + |
| 14 | +loop.0: |
| 15 | + %iv.0 = phi i16 [ -1, %entry ], [ %iv.0.next, %loop.0.latch ] |
| 16 | + br label %loop.1 |
| 17 | + |
| 18 | +loop.1: |
| 19 | + %iv.1 = phi i16 [ -1, %loop.0 ], [ %iv.1.next, %loop.1 ] |
| 20 | + %iv.1.next = add nsw i16 %iv.1, 1 |
| 21 | + %i6 = icmp eq i16 %iv.1.next, %iv.0 |
| 22 | + br i1 %i6, label %loop.0.latch, label %loop.1 |
| 23 | + |
| 24 | +loop.0.latch: |
| 25 | + %i8 = phi i16 [ 1, %loop.1 ] |
| 26 | + %iv.0.next = add nsw i16 %iv.0, 1 |
| 27 | + %ec.0 = icmp eq i16 %iv.0.next, %i8 |
| 28 | + br i1 %ec.0, label %exit, label %loop.0 |
| 29 | + |
| 30 | +exit: |
| 31 | + ret void |
| 32 | +} |
| 33 | + |
| 34 | +define void @pr49900(i32 %x, i64* %ptr) { |
| 35 | +; CHECK-LABEL: @pr49900 |
| 36 | +; CHECK: vector.body{{.*}}: |
| 37 | +; CHECK: vector.body{{.*}}: |
| 38 | +; |
| 39 | +entry: |
| 40 | + br label %loop.0 |
| 41 | + |
| 42 | +loop.0: ; preds = %bb2, %bb |
| 43 | + %ec.0 = icmp slt i32 %x, 0 |
| 44 | + br i1 %ec.0, label %loop.0, label %loop.1.ph |
| 45 | + |
| 46 | +loop.1.ph: ; preds = %bb2 |
| 47 | + br label %loop.1 |
| 48 | + |
| 49 | +loop.1: ; preds = %bb33, %bb5 |
| 50 | + %iv.1 = phi i32 [ 0, %loop.1.ph ], [ %iv.3.next, %loop.1.latch ] |
| 51 | + br label %loop.2 |
| 52 | + |
| 53 | +loop.2: |
| 54 | + %iv.2 = phi i32 [ %iv.1, %loop.1 ], [ %iv.2.next, %loop.2 ] |
| 55 | + %tmp54 = add i32 %iv.2, 12 |
| 56 | + %iv.2.next = add i32 %iv.2, 13 |
| 57 | + %ext = zext i32 %iv.2.next to i64 |
| 58 | + %tmp56 = add nuw nsw i64 %ext, 1 |
| 59 | + %C6 = icmp sle i32 %tmp54, 65536 |
| 60 | + br i1 %C6, label %loop.2, label %loop.3.ph |
| 61 | + |
| 62 | +loop.3.ph: |
| 63 | + br label %loop.3 |
| 64 | + |
| 65 | +loop.3: |
| 66 | + %iv.3 = phi i32 [ %iv.2.next, %loop.3.ph ], [ %iv.3.next, %loop.3 ] |
| 67 | + %iv.3.next = add i32 %iv.3 , 13 |
| 68 | + %C1 = icmp ult i32 %iv.3.next, 65536 |
| 69 | + br i1 %C1, label %loop.3, label %loop.1.latch |
| 70 | + |
| 71 | +loop.1.latch: |
| 72 | + %ec = icmp ne i32 %iv.1, 9999 |
| 73 | + br i1 %ec, label %loop.1, label %exit |
| 74 | + |
| 75 | +exit: |
| 76 | + ret void |
| 77 | +} |
0 commit comments