Skip to content

Commit 8fbe07a

Browse files
atanasyanatanasyan
committed
[mips] Add tests to check disassembling of add.ps/mul.ps/sub.ps instructions
1 parent a115248 commit 8fbe07a

15 files changed

+36
-6
lines changed

‎llvm/test/MC/Disassembler/Mips/mips32r2/valid-fp64-el.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,3 +24,6 @@
2424
0x2d 0xd0 0xdc 0x46 # CHECK: plu.ps $f0, $f26, $f28
2525
0x00 0x00 0xe4 0x44 # CHECK: mthc1 $4, $f0
2626
0x00 0x00 0x64 0x44 # CHECK: mfhc1 $4, $f0
27+
0x00 0x71 0xda 0x46 # CHECK: add.ps $f4, $f14, $f26
28+
0x02 0x71 0xda 0x46 # CHECK: mul.ps $f4, $f14, $f26
29+
0x01 0x71 0xda 0x46 # CHECK: sub.ps $f4, $f14, $f26

‎llvm/test/MC/Disassembler/Mips/mips32r2/valid-fp64.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,3 +24,6 @@
2424
0x46 0xdc 0xd0 0x2d # CHECK: plu.ps $f0, $f26, $f28
2525
0x44 0xe4 0x00 0x00 # CHECK: mthc1 $4, $f0
2626
0x44 0x64 0x00 0x00 # CHECK: mfhc1 $4, $f0
27+
0x46 0xda 0x71 0x00 # CHECK: add.ps $f4, $f14, $f26
28+
0x46 0xda 0x71 0x01 # CHECK: sub.ps $f4, $f14, $f26
29+
0x46 0xda 0x71 0x02 # CHECK: mul.ps $f4, $f14, $f26

‎llvm/test/MC/Disassembler/Mips/mips32r3/valid-fp64-el.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,3 +24,6 @@
2424
0x2d 0xd0 0xdc 0x46 # CHECK: plu.ps $f0, $f26, $f28
2525
0x00 0x00 0xe4 0x44 # CHECK: mthc1 $4, $f0
2626
0x00 0x00 0x64 0x44 # CHECK: mfhc1 $4, $f0
27+
0x00 0x71 0xda 0x46 # CHECK: add.ps $f4, $f14, $f26
28+
0x02 0x71 0xda 0x46 # CHECK: mul.ps $f4, $f14, $f26
29+
0x01 0x71 0xda 0x46 # CHECK: sub.ps $f4, $f14, $f26

‎llvm/test/MC/Disassembler/Mips/mips32r3/valid-fp64.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,3 +24,6 @@
2424
0x46 0xdc 0xd0 0x2d # CHECK: plu.ps $f0, $f26, $f28
2525
0x44 0xe4 0x00 0x00 # CHECK: mthc1 $4, $f0
2626
0x44 0x64 0x00 0x00 # CHECK: mfhc1 $4, $f0
27+
0x46 0xda 0x71 0x00 # CHECK: add.ps $f4, $f14, $f26
28+
0x46 0xda 0x71 0x01 # CHECK: sub.ps $f4, $f14, $f26
29+
0x46 0xda 0x71 0x02 # CHECK: mul.ps $f4, $f14, $f26

‎llvm/test/MC/Disassembler/Mips/mips32r5/valid-fp64-el.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,3 +24,6 @@
2424
0x2d 0xd0 0xdc 0x46 # CHECK: plu.ps $f0, $f26, $f28
2525
0x00 0x00 0xe4 0x44 # CHECK: mthc1 $4, $f0
2626
0x00 0x00 0x64 0x44 # CHECK: mfhc1 $4, $f0
27+
0x00 0x71 0xda 0x46 # CHECK: add.ps $f4, $f14, $f26
28+
0x02 0x71 0xda 0x46 # CHECK: mul.ps $f4, $f14, $f26
29+
0x01 0x71 0xda 0x46 # CHECK: sub.ps $f4, $f14, $f26

‎llvm/test/MC/Disassembler/Mips/mips32r5/valid-fp64.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,3 +24,6 @@
2424
0x46 0xdc 0xd0 0x2d # CHECK: plu.ps $f0, $f26, $f28
2525
0x44 0xe4 0x00 0x00 # CHECK: mthc1 $4, $f0
2626
0x44 0x64 0x00 0x00 # CHECK: mfhc1 $4, $f0
27+
0x46 0xda 0x71 0x00 # CHECK: add.ps $f4, $f14, $f26
28+
0x46 0xda 0x71 0x01 # CHECK: sub.ps $f4, $f14, $f26
29+
0x46 0xda 0x71 0x02 # CHECK: mul.ps $f4, $f14, $f26

‎llvm/test/MC/Disassembler/Mips/mips64r2/valid-mips64r2-el.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,7 @@
77
0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7
88
0x20 0x48 0xc7 0x00 # CHECK: add $9, $6, $7
99
0x00 0x62 0x2e 0x46 # CHECK: add.d $f8, $f12, $f14
10+
0x00 0x71 0xda 0x46 # CHECK: add.ps $f4, $f14, $f26
1011
0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7
1112
0x67 0x45 0xc9 0x20 # CHECK: addi $9, $6, 17767
1213
0x67 0xc5 0xc9 0x24 # CHECK: addiu $9, $6, -15001
@@ -182,6 +183,7 @@
182183
0x00 0x80 0xe0 0x44 # CHECK: mthc1 $zero, $f16
183184
0x13 0x00 0xe0 0x00 # CHECK: mtlo $7
184185
0x02 0x62 0x2e 0x46 # CHECK: mul.d $f8, $f12, $f14
186+
0x02 0x71 0xda 0x46 # CHECK: mul.ps $f4, $f14, $f26
185187
0x42 0x32 0x07 0x46 # CHECK: mul.s $f9, $f6, $f7
186188
0x02 0x48 0xc7 0x70 # CHECK: mul $9, $6, $7
187189
0x18 0x00 0x65 0x00 # CHECK: mult $3, $5
@@ -229,6 +231,7 @@
229231
0xc2 0x21 0x03 0x00 # CHECK: srl $4, $3, 7
230232
0x06 0x10 0xa3 0x00 # CHECK: srlv $2, $3, $5
231233
0x01 0x62 0x2e 0x46 # CHECK: sub.d $f8, $f12, $f14
234+
0x01 0x71 0xda 0x46 # CHECK: sub.ps $f4, $f14, $f26
232235
0x41 0x32 0x07 0x46 # CHECK: sub.s $f9, $f6, $f7
233236
0x22 0x48 0xc7 0x00 # CHECK: sub $9, $6, $7
234237
0x23 0x20 0x65 0x00 # CHECK: subu $4, $3, $5

‎llvm/test/MC/Disassembler/Mips/mips64r2/valid-mips64r2.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -341,6 +341,9 @@
341341
0x46 0x2e 0x62 0x00 # CHECK: add.d $f8, $f12, $f14
342342
0x46 0x2e 0x62 0x01 # CHECK: sub.d $f8, $f12, $f14
343343
0x46 0x2e 0x62 0x02 # CHECK: mul.d $f8, $f12, $f14
344+
0x46 0xda 0x71 0x00 # CHECK: add.ps $f4, $f14, $f26
345+
0x46 0xda 0x71 0x01 # CHECK: sub.ps $f4, $f14, $f26
346+
0x46 0xda 0x71 0x02 # CHECK: mul.ps $f4, $f14, $f26
344347
0x46 0x30 0x00 0x39 # CHECK: c.ngle.d $f0, $f16
345348
0x46 0x30 0x14 0x81 # CHECK: sub.d $f18, $f2, $f16
346349
0x46 0x30 0xa5 0x02 # CHECK: mul.d $f20, $f20, $f16

‎llvm/test/MC/Disassembler/Mips/mips64r2/valid-xfail-mips64r2.txt

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -29,7 +29,6 @@
2929
0x46 0x38 0xbe 0x31 # CHECK: c.un.d $fcc6, $f23, $f24
3030
0x46 0x04 0xf1 0x31 # CHECK: c.un.s $fcc1, $f30, $f4
3131
0x46 0xc0 0x45 0x85 # CHECK: abs.ps $f22, $f8
32-
0x46 0xcc 0xc6 0x00 # CHECK: add.ps $f24, $f24, $f12
3332
0x46 0xca 0x04 0x32 # CHECK: c.eq.ps $fcc4, $f0, $f10
3433
0x46 0xcc 0x66 0x30 # CHECK: c.f.ps $fcc6, $f12, $f12
3534
0x46 0xd4 0x42 0x3e # CHECK: c.le.ps $fcc2, $f8, $f20
@@ -68,5 +67,4 @@
6867
0x46 0xc2 0x46 0x2f # CHECK: puu.ps $f24, $f8, $f2
6968
0x41 0x49 0x98 0x00 # CHECK: rdpgpr s3, t1
7069
0x02 0xa7 0x68 0x46 # CHECK: rorv t5, a3, s5
71-
0x46 0xda 0x71 0x01 # CHECK: sub.ps $f4, $f14, $f26
7270
0x41 0xcd 0x00 0x00 # CHECK: wrpgpr zero, t5

‎llvm/test/MC/Disassembler/Mips/mips64r3/valid-mips64r3-el.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,7 @@
44
0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7
55
0x20 0x48 0xc7 0x00 # CHECK: add $9, $6, $7
66
0x00 0x62 0x2e 0x46 # CHECK: add.d $f8, $f12, $f14
7+
0x00 0x71 0xda 0x46 # CHECK: add.ps $f4, $f14, $f26
78
0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7
89
0x67 0x45 0xc9 0x20 # CHECK: addi $9, $6, 17767
910
0x67 0xc5 0xc9 0x24 # CHECK: addiu $9, $6, -15001
@@ -179,6 +180,7 @@
179180
0x00 0x80 0xe0 0x44 # CHECK: mthc1 $zero, $f16
180181
0x13 0x00 0xe0 0x00 # CHECK: mtlo $7
181182
0x02 0x62 0x2e 0x46 # CHECK: mul.d $f8, $f12, $f14
183+
0x02 0x71 0xda 0x46 # CHECK: mul.ps $f4, $f14, $f26
182184
0x42 0x32 0x07 0x46 # CHECK: mul.s $f9, $f6, $f7
183185
0x02 0x48 0xc7 0x70 # CHECK: mul $9, $6, $7
184186
0x18 0x00 0x65 0x00 # CHECK: mult $3, $5
@@ -226,6 +228,7 @@
226228
0xc2 0x21 0x03 0x00 # CHECK: srl $4, $3, 7
227229
0x06 0x10 0xa3 0x00 # CHECK: srlv $2, $3, $5
228230
0x01 0x62 0x2e 0x46 # CHECK: sub.d $f8, $f12, $f14
231+
0x01 0x71 0xda 0x46 # CHECK: sub.ps $f4, $f14, $f26
229232
0x41 0x32 0x07 0x46 # CHECK: sub.s $f9, $f6, $f7
230233
0x22 0x48 0xc7 0x00 # CHECK: sub $9, $6, $7
231234
0x23 0x20 0x65 0x00 # CHECK: subu $4, $3, $5

‎llvm/test/MC/Disassembler/Mips/mips64r3/valid-mips64r3.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -339,6 +339,9 @@
339339
0x46 0x2e 0x62 0x00 # CHECK: add.d $f8, $f12, $f14
340340
0x46 0x2e 0x62 0x01 # CHECK: sub.d $f8, $f12, $f14
341341
0x46 0x2e 0x62 0x02 # CHECK: mul.d $f8, $f12, $f14
342+
0x46 0xda 0x71 0x00 # CHECK: add.ps $f4, $f14, $f26
343+
0x46 0xda 0x71 0x01 # CHECK: sub.ps $f4, $f14, $f26
344+
0x46 0xda 0x71 0x02 # CHECK: mul.ps $f4, $f14, $f26
342345
0x46 0x30 0x00 0x39 # CHECK: c.ngle.d $f0, $f16
343346
0x46 0x30 0x14 0x81 # CHECK: sub.d $f18, $f2, $f16
344347
0x46 0x30 0xa5 0x02 # CHECK: mul.d $f20, $f20, $f16

‎llvm/test/MC/Disassembler/Mips/mips64r3/valid-xfail-mips64r3.txt

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -29,7 +29,6 @@
2929
0x46 0x38 0xbe 0x31 # CHECK: c.un.d $fcc6, $f23, $f24
3030
0x46 0x04 0xf1 0x31 # CHECK: c.un.s $fcc1, $f30, $f4
3131
0x46 0xc0 0x45 0x85 # CHECK: abs.ps $f22, $f8
32-
0x46 0xcc 0xc6 0x00 # CHECK: add.ps $f24, $f24, $f12
3332
0x46 0xca 0x04 0x32 # CHECK: c.eq.ps $fcc4, $f0, $f10
3433
0x46 0xcc 0x66 0x30 # CHECK: c.f.ps $fcc6, $f12, $f12
3534
0x46 0xd4 0x42 0x3e # CHECK: c.le.ps $fcc2, $f8, $f20
@@ -68,5 +67,4 @@
6867
0x46 0xc2 0x46 0x2f # CHECK: puu.ps $f24, $f8, $f2
6968
0x41 0x49 0x98 0x00 # CHECK: rdpgpr s3, t1
7069
0x02 0xa7 0x68 0x46 # CHECK: rorv t5, a3, s5
71-
0x46 0xda 0x71 0x01 # CHECK: sub.ps $f4, $f14, $f26
7270
0x41 0xcd 0x00 0x00 # CHECK: wrpgpr zero, t5

‎llvm/test/MC/Disassembler/Mips/mips64r5/valid-mips64r5-el.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,7 @@
44
0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7
55
0x20 0x48 0xc7 0x00 # CHECK: add $9, $6, $7
66
0x00 0x62 0x2e 0x46 # CHECK: add.d $f8, $f12, $f14
7+
0x00 0x71 0xda 0x46 # CHECK: add.ps $f4, $f14, $f26
78
0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7
89
0x67 0x45 0xc9 0x20 # CHECK: addi $9, $6, 17767
910
0x67 0xc5 0xc9 0x24 # CHECK: addiu $9, $6, -15001
@@ -179,6 +180,7 @@
179180
0x00 0x80 0xe0 0x44 # CHECK: mthc1 $zero, $f16
180181
0x13 0x00 0xe0 0x00 # CHECK: mtlo $7
181182
0x02 0x62 0x2e 0x46 # CHECK: mul.d $f8, $f12, $f14
183+
0x02 0x71 0xda 0x46 # CHECK: mul.ps $f4, $f14, $f26
182184
0x42 0x32 0x07 0x46 # CHECK: mul.s $f9, $f6, $f7
183185
0x02 0x48 0xc7 0x70 # CHECK: mul $9, $6, $7
184186
0x18 0x00 0x65 0x00 # CHECK: mult $3, $5
@@ -226,6 +228,7 @@
226228
0xc2 0x21 0x03 0x00 # CHECK: srl $4, $3, 7
227229
0x06 0x10 0xa3 0x00 # CHECK: srlv $2, $3, $5
228230
0x01 0x62 0x2e 0x46 # CHECK: sub.d $f8, $f12, $f14
231+
0x01 0x71 0xda 0x46 # CHECK: sub.ps $f4, $f14, $f26
229232
0x41 0x32 0x07 0x46 # CHECK: sub.s $f9, $f6, $f7
230233
0x22 0x48 0xc7 0x00 # CHECK: sub $9, $6, $7
231234
0x23 0x20 0x65 0x00 # CHECK: subu $4, $3, $5

‎llvm/test/MC/Disassembler/Mips/mips64r5/valid-mips64r5.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -339,6 +339,9 @@
339339
0x46 0x2e 0x62 0x00 # CHECK: add.d $f8, $f12, $f14
340340
0x46 0x2e 0x62 0x01 # CHECK: sub.d $f8, $f12, $f14
341341
0x46 0x2e 0x62 0x02 # CHECK: mul.d $f8, $f12, $f14
342+
0x46 0xda 0x71 0x00 # CHECK: add.ps $f4, $f14, $f26
343+
0x46 0xda 0x71 0x01 # CHECK: sub.ps $f4, $f14, $f26
344+
0x46 0xda 0x71 0x02 # CHECK: mul.ps $f4, $f14, $f26
342345
0x46 0x30 0x00 0x39 # CHECK: c.ngle.d $f0, $f16
343346
0x46 0x30 0x14 0x81 # CHECK: sub.d $f18, $f2, $f16
344347
0x46 0x30 0xa5 0x02 # CHECK: mul.d $f20, $f20, $f16

‎llvm/test/MC/Disassembler/Mips/mips64r5/valid-xfail-mips64r5.txt

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -29,7 +29,6 @@
2929
0x46 0x38 0xbe 0x31 # CHECK: c.un.d $fcc6, $f23, $f24
3030
0x46 0x04 0xf1 0x31 # CHECK: c.un.s $fcc1, $f30, $f4
3131
0x46 0xc0 0x45 0x85 # CHECK: abs.ps $f22, $f8
32-
0x46 0xcc 0xc6 0x00 # CHECK: add.ps $f24, $f24, $f12
3332
0x46 0xca 0x04 0x32 # CHECK: c.eq.ps $fcc4, $f0, $f10
3433
0x46 0xcc 0x66 0x30 # CHECK: c.f.ps $fcc6, $f12, $f12
3534
0x46 0xd4 0x42 0x3e # CHECK: c.le.ps $fcc2, $f8, $f20
@@ -68,5 +67,4 @@
6867
0x46 0xc2 0x46 0x2f # CHECK: puu.ps $f24, $f8, $f2
6968
0x41 0x49 0x98 0x00 # CHECK: rdpgpr s3, t1
7069
0x02 0xa7 0x68 0x46 # CHECK: rorv t5, a3, s5
71-
0x46 0xda 0x71 0x01 # CHECK: sub.ps $f4, $f14, $f26
7270
0x41 0xcd 0x00 0x00 # CHECK: wrpgpr zero, t5

0 commit comments

Comments
 (0)