Skip to content

Commit 9687ca9

Browse files
committed
[RISCV] Update test from SEW to Log2SEW
This test somehow slipped through the cracks during the time we switched from encoding SEW to its log2 form.
1 parent 036aeac commit 9687ca9

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

llvm/test/CodeGen/RISCV/rvv/emergency-slot.mir

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -88,7 +88,7 @@ body: |
8888
; CHECK-NEXT: $x2 = frame-setup SUB $x2, killed $x10
8989
; CHECK-NEXT: $x2 = frame-setup ANDI $x2, -128
9090
; CHECK-NEXT: dead renamable $x15 = PseudoVSETIVLI 1, 72, implicit-def $vl, implicit-def $vtype
91-
; CHECK-NEXT: renamable $v25 = PseudoVMV_V_X_M1 killed renamable $x12, $noreg, 16, implicit $vl, implicit $vtype
91+
; CHECK-NEXT: renamable $v25 = PseudoVMV_V_X_M1 killed renamable $x12, $noreg, 4, implicit $vl, implicit $vtype
9292
; CHECK-NEXT: $x11 = PseudoReadVLENB
9393
; CHECK-NEXT: $x10 = ADDI $x0, 50
9494
; CHECK-NEXT: $x11 = MUL killed $x11, killed $x10
@@ -141,8 +141,8 @@ body: |
141141
; CHECK-NEXT: $x5 = LD $x2, 0 :: (load (s64) from %stack.16)
142142
; CHECK-NEXT: renamable $v0 = PseudoVRELOAD_M1 killed $x1 :: (load unknown-size from %stack.1, align 8)
143143
; CHECK-NEXT: $x1 = LD $x2, 8 :: (load (s64) from %stack.15)
144-
; CHECK-NEXT: renamable $v0 = PseudoVSLIDEDOWN_VX_M1 undef renamable $v0, killed renamable $v0, killed renamable $x13, $noreg, 8, implicit $vl, implicit $vtype
145-
; CHECK-NEXT: renamable $x13 = PseudoVMV_X_S_M1 killed renamable $v0, 8, implicit $vl, implicit $vtype
144+
; CHECK-NEXT: renamable $v0 = PseudoVSLIDEDOWN_VX_M1 undef renamable $v0, killed renamable $v0, killed renamable $x13, $noreg, 3, implicit $vl, implicit $vtype
145+
; CHECK-NEXT: renamable $x13 = PseudoVMV_X_S_M1 killed renamable $v0, 3, implicit $vl, implicit $vtype
146146
; CHECK-NEXT: BLT killed renamable $x16, renamable $x27, %bb.2
147147
; CHECK-NEXT: {{ $}}
148148
; CHECK-NEXT: bb.1:
@@ -176,7 +176,7 @@ body: |
176176
liveins: $x12
177177
178178
dead renamable $x15 = PseudoVSETIVLI 1, 72, implicit-def $vl, implicit-def $vtype
179-
renamable $v25 = PseudoVMV_V_X_M1 killed renamable $x12, $noreg, 16, implicit $vl, implicit $vtype
179+
renamable $v25 = PseudoVMV_V_X_M1 killed renamable $x12, $noreg, 4, implicit $vl, implicit $vtype
180180
PseudoVSPILL_M1 killed renamable $v25, %stack.1 :: (store unknown-size into %stack.1, align 8)
181181
renamable $x1 = ADDI $x0, 255
182182
renamable $x5 = nuw ADDI %stack.0, 256
@@ -209,8 +209,8 @@ body: |
209209
dead renamable $x13 = PseudoVSETIVLI 1, 64, implicit-def $vl, implicit-def $vtype
210210
renamable $x13 = nsw ADDI renamable $x16, -2
211211
renamable $v0 = PseudoVRELOAD_M1 %stack.1 :: (load unknown-size from %stack.1, align 8)
212-
renamable $v0 = PseudoVSLIDEDOWN_VX_M1 undef renamable $v0, killed renamable $v0, killed renamable $x13, $noreg, 8, implicit $vl, implicit $vtype
213-
renamable $x13 = PseudoVMV_X_S_M1 killed renamable $v0, 8, implicit $vl, implicit $vtype
212+
renamable $v0 = PseudoVSLIDEDOWN_VX_M1 undef renamable $v0, killed renamable $v0, killed renamable $x13, $noreg, 3, implicit $vl, implicit $vtype
213+
renamable $x13 = PseudoVMV_X_S_M1 killed renamable $v0, 3, implicit $vl, implicit $vtype
214214
BLT killed renamable $x16, renamable $x27, %bb.2
215215
216216
bb.1:

0 commit comments

Comments
 (0)