@@ -887,11 +887,11 @@ defm AV_64 : AVRegClass<2, VReg_64.RegTypes, (add VGPR_64), (add AGPR_64)>;
887
887
defm AV_96 : AVRegClass<3, VReg_96.RegTypes, (add VGPR_96), (add AGPR_96)>;
888
888
defm AV_128 : AVRegClass<4, VReg_128.RegTypes, (add VGPR_128), (add AGPR_128)>;
889
889
defm AV_160 : AVRegClass<5, VReg_160.RegTypes, (add VGPR_160), (add AGPR_160)>;
890
- defm AV_192 : AVRegClass<6, VReg_160 .RegTypes, (add VGPR_192), (add AGPR_192)>;
891
- defm AV_224 : AVRegClass<7, VReg_160 .RegTypes, (add VGPR_224), (add AGPR_224)>;
892
- defm AV_256 : AVRegClass<8, VReg_160 .RegTypes, (add VGPR_256), (add AGPR_256)>;
893
- defm AV_512 : AVRegClass<16, VReg_160 .RegTypes, (add VGPR_512), (add AGPR_512)>;
894
- defm AV_1024 : AVRegClass<32, VReg_160 .RegTypes, (add VGPR_1024), (add AGPR_1024)>;
890
+ defm AV_192 : AVRegClass<6, VReg_192 .RegTypes, (add VGPR_192), (add AGPR_192)>;
891
+ defm AV_224 : AVRegClass<7, VReg_224 .RegTypes, (add VGPR_224), (add AGPR_224)>;
892
+ defm AV_256 : AVRegClass<8, VReg_256 .RegTypes, (add VGPR_256), (add AGPR_256)>;
893
+ defm AV_512 : AVRegClass<16, VReg_512 .RegTypes, (add VGPR_512), (add AGPR_512)>;
894
+ defm AV_1024 : AVRegClass<32, VReg_1024 .RegTypes, (add VGPR_1024), (add AGPR_1024)>;
895
895
896
896
//===----------------------------------------------------------------------===//
897
897
// Register operands
0 commit comments