Skip to content

Commit 9cacc41

Browse files
authored
[AMDGPU] Move S_ADD_U64_PSEUDO handling into getVALUOp. NFC. (llvm#142934)
S_ADD_U64_PSEUDO and S_SUB_U64_PSEUDO are not "special cases" so can be handled in getVALUOp instead of moveToVALUImpl.
1 parent d8b2457 commit 9cacc41

File tree

1 file changed

+4
-6
lines changed

1 file changed

+4
-6
lines changed

llvm/lib/Target/AMDGPU/SIInstrInfo.cpp

Lines changed: 4 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -5528,6 +5528,10 @@ unsigned SIInstrInfo::getVALUOp(const MachineInstr &MI) const {
55285528
return AMDGPU::V_ADD_CO_U32_e32;
55295529
case AMDGPU::S_SUB_U32:
55305530
return AMDGPU::V_SUB_CO_U32_e32;
5531+
case AMDGPU::S_ADD_U64_PSEUDO:
5532+
return AMDGPU::V_ADD_U64_PSEUDO;
5533+
case AMDGPU::S_SUB_U64_PSEUDO:
5534+
return AMDGPU::V_SUB_U64_PSEUDO;
55315535
case AMDGPU::S_SUBB_U32: return AMDGPU::V_SUBB_U32_e32;
55325536
case AMDGPU::S_MUL_I32: return AMDGPU::V_MUL_LO_U32_e64;
55335537
case AMDGPU::S_MUL_HI_U32: return AMDGPU::V_MUL_HI_U32_e64;
@@ -7310,12 +7314,6 @@ void SIInstrInfo::moveToVALUImpl(SIInstrWorklist &Worklist,
73107314
switch (Opcode) {
73117315
default:
73127316
break;
7313-
case AMDGPU::S_ADD_U64_PSEUDO:
7314-
NewOpcode = AMDGPU::V_ADD_U64_PSEUDO;
7315-
break;
7316-
case AMDGPU::S_SUB_U64_PSEUDO:
7317-
NewOpcode = AMDGPU::V_SUB_U64_PSEUDO;
7318-
break;
73197317
case AMDGPU::S_ADD_I32:
73207318
case AMDGPU::S_SUB_I32: {
73217319
// FIXME: The u32 versions currently selected use the carry.

0 commit comments

Comments
 (0)