@@ -20,7 +20,7 @@ def CC_ARM_APCS : CallingConv<[
20
20
21
21
// Handles byval parameters.
22
22
CCIfByVal<CCPassByVal<4, 4>>,
23
-
23
+
24
24
CCIfType<[i1, i8, i16], CCPromoteToType<i32>>,
25
25
26
26
// Pass SwiftSelf in a callee saved register.
@@ -80,7 +80,7 @@ def FastCC_ARM_APCS : CallingConv<[
80
80
S9, S10, S11, S12, S13, S14, S15]>>,
81
81
82
82
// CPRCs may be allocated to co-processor registers or the stack - they
83
- // may never be allocated to core registers.
83
+ // may never be allocated to core registers.
84
84
CCIfType<[f32], CCAssignToStackWithShadow<4, 4, [Q0, Q1, Q2, Q3]>>,
85
85
CCIfType<[f64], CCAssignToStackWithShadow<8, 4, [Q0, Q1, Q2, Q3]>>,
86
86
CCIfType<[v2f64], CCAssignToStackWithShadow<16, 4, [Q0, Q1, Q2, Q3]>>,
@@ -165,8 +165,8 @@ def CC_ARM_AAPCS : CallingConv<[
165
165
CCIfNest<CCAssignToReg<[R12]>>,
166
166
167
167
// Handle all vector types as either f64 or v2f64.
168
- CCIfType<[v1i64, v2i32, v4i16, v4f16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
169
- CCIfType<[v2i64, v4i32, v8i16, v8f16, v8f16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
168
+ CCIfType<[v1i64, v2i32, v4i16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
169
+ CCIfType<[v2i64, v4i32, v8i16, v8f16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
170
170
171
171
// Pass SwiftSelf in a callee saved register.
172
172
CCIfSwiftSelf<CCIfType<[i32], CCAssignToReg<[R10]>>>,
@@ -182,8 +182,8 @@ def CC_ARM_AAPCS : CallingConv<[
182
182
let Entry = 1 in
183
183
def RetCC_ARM_AAPCS : CallingConv<[
184
184
// Handle all vector types as either f64 or v2f64.
185
- CCIfType<[v1i64, v2i32, v4i16, v4f16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
186
- CCIfType<[v2i64, v4i32, v8i16, v8f16, v8f16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
185
+ CCIfType<[v1i64, v2i32, v4i16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
186
+ CCIfType<[v2i64, v4i32, v8i16, v8f16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
187
187
188
188
// Pass SwiftSelf in a callee saved register.
189
189
CCIfSwiftSelf<CCIfType<[i32], CCAssignToReg<[R10]>>>,
@@ -208,8 +208,8 @@ def CC_ARM_AAPCS_VFP : CallingConv<[
208
208
CCIfByVal<CCPassByVal<4, 4>>,
209
209
210
210
// Handle all vector types as either f64 or v2f64.
211
- CCIfType<[v1i64, v2i32, v4i16, v4f16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
212
- CCIfType<[v2i64, v4i32, v8i16, v8f16, v8f16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
211
+ CCIfType<[v1i64, v2i32, v4i16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
212
+ CCIfType<[v2i64, v4i32, v8i16, v8f16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
213
213
214
214
// Pass SwiftSelf in a callee saved register.
215
215
CCIfSwiftSelf<CCIfType<[i32], CCAssignToReg<[R10]>>>,
@@ -230,8 +230,8 @@ def CC_ARM_AAPCS_VFP : CallingConv<[
230
230
let Entry = 1 in
231
231
def RetCC_ARM_AAPCS_VFP : CallingConv<[
232
232
// Handle all vector types as either f64 or v2f64.
233
- CCIfType<[v1i64, v2i32, v4i16, v4f16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
234
- CCIfType<[v2i64, v4i32, v8i16, v8f16, v8f16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
233
+ CCIfType<[v1i64, v2i32, v4i16, v4f16, v8i8, v2f32], CCBitConvertToType<f64>>,
234
+ CCIfType<[v2i64, v4i32, v8i16, v8f16, v16i8, v4f32], CCBitConvertToType<v2f64>>,
235
235
236
236
// Pass SwiftSelf in a callee saved register.
237
237
CCIfSwiftSelf<CCIfType<[i32], CCAssignToReg<[R10]>>>,
0 commit comments