Skip to content

Commit 9e40ba0

Browse files
committed
[RISCV] Remove period from Zvbb extension description.
No other instruction extension has a period. There are also periods in 'ssaia' and 'smaia', but those descriptions need a different update.
1 parent d1d1e7d commit 9e40ba0

File tree

2 files changed

+9
-9
lines changed

2 files changed

+9
-9
lines changed

llvm/lib/Target/RISCV/RISCVFeatures.td

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -569,11 +569,11 @@ def HasStdExtZvkb : Predicate<"Subtarget->hasStdExtZvkb()">,
569569

570570
def FeatureStdExtZvbb
571571
: SubtargetFeature<"zvbb", "HasStdExtZvbb", "true",
572-
"'Zvbb' (Vector basic bit-manipulation instructions.)",
572+
"'Zvbb' (Vector basic bit-manipulation instructions)",
573573
[FeatureStdExtZvkb]>;
574574
def HasStdExtZvbb : Predicate<"Subtarget->hasStdExtZvbb()">,
575575
AssemblerPredicate<(all_of FeatureStdExtZvbb),
576-
"'Zvbb' (Vector basic bit-manipulation instructions.)">;
576+
"'Zvbb' (Vector basic bit-manipulation instructions)">;
577577

578578
def FeatureStdExtZvbc
579579
: SubtargetFeature<"zvbc", "HasStdExtZvbc", "true",

llvm/test/MC/RISCV/rvv/zvbb.s

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -11,41 +11,41 @@
1111
vbrev.v v10, v9, v0.t
1212
# CHECK-INST: vbrev.v v10, v9, v0.t
1313
# CHECK-ENCODING: [0x57,0x25,0x95,0x48]
14-
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions.){{$}}
14+
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions){{$}}
1515
# CHECK-UNKNOWN: 57 25 95 48 <unknown>
1616

1717
vclz.v v10, v9, v0.t
1818
# CHECK-INST: vclz.v v10, v9, v0.t
1919
# CHECK-ENCODING: [0x57,0x25,0x96,0x48]
20-
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions.){{$}}
20+
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions){{$}}
2121
# CHECK-UNKNOWN: 57 25 96 48 <unknown>
2222

2323
vcpop.v v10, v9, v0.t
2424
# CHECK-INST: vcpop.v v10, v9, v0.t
2525
# CHECK-ENCODING: [0x57,0x25,0x97,0x48]
26-
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions.){{$}}
26+
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions){{$}}
2727
# CHECK-UNKNOWN: 57 25 97 48 <unknown>
2828

2929
vctz.v v10, v9, v0.t
3030
# CHECK-INST: vctz.v v10, v9, v0.t
3131
# CHECK-ENCODING: [0x57,0xa5,0x96,0x48]
32-
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions.){{$}}
32+
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions){{$}}
3333
# CHECK-UNKNOWN: 57 a5 96 48 <unknown>
3434

3535
vwsll.vv v10, v9, v8, v0.t
3636
# CHECK-INST: vwsll.vv v10, v9, v8, v0.t
3737
# CHECK-ENCODING: [0x57,0x05,0x94,0xd4]
38-
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions.){{$}}
38+
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions){{$}}
3939
# CHECK-UNKNOWN: 57 05 94 d4 <unknown>
4040

4141
vwsll.vx v10, v9, a0, v0.t
4242
# CHECK-INST: vwsll.vx v10, v9, a0, v0.t
4343
# CHECK-ENCODING: [0x57,0x45,0x95,0xd4]
44-
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions.){{$}}
44+
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions){{$}}
4545
# CHECK-UNKNOWN: 57 45 95 d4 <unknown>
4646

4747
vwsll.vi v10, v9, 29, v0.t
4848
# CHECK-INST: vwsll.vi v10, v9, 29, v0.t
4949
# CHECK-ENCODING: [0x57,0xb5,0x9e,0xd4]
50-
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions.){{$}}
50+
# CHECK-ERROR: instruction requires the following: 'Zvbb' (Vector basic bit-manipulation instructions){{$}}
5151
# CHECK-UNKNOWN: 57 b5 9e d4 <unknown>

0 commit comments

Comments
 (0)