@@ -139,71 +139,63 @@ define <4 x float> @maximum_float_zeros_vec() {
139
139
140
140
define i8 @smax () {
141
141
; CHECK-LABEL: @smax(
142
- ; CHECK-NEXT: [[R:%.*]] = call i8 @llvm.smax.i8(i8 -128, i8 -127)
143
- ; CHECK-NEXT: ret i8 [[R]]
142
+ ; CHECK-NEXT: ret i8 -127
144
143
;
145
144
%r = call i8 @llvm.smax.i8 (i8 128 , i8 129 )
146
145
ret i8 %r
147
146
}
148
147
149
148
define <5 x i8 > @smax_vec () {
150
149
; CHECK-LABEL: @smax_vec(
151
- ; CHECK-NEXT: [[R:%.*]] = call <5 x i8> @llvm.smax.v5i8(<5 x i8> <i8 undef, i8 undef, i8 1, i8 42, i8 42>, <5 x i8> <i8 undef, i8 1, i8 undef, i8 42, i8 127>)
152
- ; CHECK-NEXT: ret <5 x i8> [[R]]
150
+ ; CHECK-NEXT: ret <5 x i8> <i8 undef, i8 127, i8 127, i8 42, i8 127>
153
151
;
154
152
%r = call <5 x i8 > @llvm.smax.v5i8 (<5 x i8 > <i8 undef , i8 undef , i8 1 , i8 42 , i8 42 >, <5 x i8 > <i8 undef , i8 1 , i8 undef , i8 42 , i8 127 >)
155
153
ret <5 x i8 > %r
156
154
}
157
155
158
156
define i8 @smin () {
159
157
; CHECK-LABEL: @smin(
160
- ; CHECK-NEXT: [[R:%.*]] = call i8 @llvm.smin.i8(i8 -128, i8 127)
161
- ; CHECK-NEXT: ret i8 [[R]]
158
+ ; CHECK-NEXT: ret i8 -128
162
159
;
163
160
%r = call i8 @llvm.smin.i8 (i8 128 , i8 127 )
164
161
ret i8 %r
165
162
}
166
163
167
164
define <5 x i8 > @smin_vec () {
168
165
; CHECK-LABEL: @smin_vec(
169
- ; CHECK-NEXT: [[R:%.*]] = call <5 x i8> @llvm.smin.v5i8(<5 x i8> <i8 undef, i8 undef, i8 1, i8 42, i8 42>, <5 x i8> <i8 undef, i8 1, i8 undef, i8 42, i8 -127>)
170
- ; CHECK-NEXT: ret <5 x i8> [[R]]
166
+ ; CHECK-NEXT: ret <5 x i8> <i8 undef, i8 -128, i8 -128, i8 42, i8 -127>
171
167
;
172
168
%r = call <5 x i8 > @llvm.smin.v5i8 (<5 x i8 > <i8 undef , i8 undef , i8 1 , i8 42 , i8 42 >, <5 x i8 > <i8 undef , i8 1 , i8 undef , i8 42 , i8 129 >)
173
169
ret <5 x i8 > %r
174
170
}
175
171
176
172
define i8 @umax () {
177
173
; CHECK-LABEL: @umax(
178
- ; CHECK-NEXT: [[R:%.*]] = call i8 @llvm.umax.i8(i8 -128, i8 127)
179
- ; CHECK-NEXT: ret i8 [[R]]
174
+ ; CHECK-NEXT: ret i8 -128
180
175
;
181
176
%r = call i8 @llvm.umax.i8 (i8 128 , i8 127 )
182
177
ret i8 %r
183
178
}
184
179
185
180
define <5 x i8 > @umax_vec () {
186
181
; CHECK-LABEL: @umax_vec(
187
- ; CHECK-NEXT: [[R:%.*]] = call <5 x i8> @llvm.umax.v5i8(<5 x i8> <i8 undef, i8 undef, i8 1, i8 42, i8 42>, <5 x i8> <i8 undef, i8 1, i8 undef, i8 42, i8 -128>)
188
- ; CHECK-NEXT: ret <5 x i8> [[R]]
182
+ ; CHECK-NEXT: ret <5 x i8> <i8 undef, i8 -1, i8 -1, i8 42, i8 -128>
189
183
;
190
184
%r = call <5 x i8 > @llvm.umax.v5i8 (<5 x i8 > <i8 undef , i8 undef , i8 1 , i8 42 , i8 42 >, <5 x i8 > <i8 undef , i8 1 , i8 undef , i8 42 , i8 128 >)
191
185
ret <5 x i8 > %r
192
186
}
193
187
194
188
define i8 @umin () {
195
189
; CHECK-LABEL: @umin(
196
- ; CHECK-NEXT: [[R:%.*]] = call i8 @llvm.umin.i8(i8 -128, i8 127)
197
- ; CHECK-NEXT: ret i8 [[R]]
190
+ ; CHECK-NEXT: ret i8 127
198
191
;
199
192
%r = call i8 @llvm.umin.i8 (i8 128 , i8 127 )
200
193
ret i8 %r
201
194
}
202
195
203
196
define <5 x i8 > @umin_vec () {
204
197
; CHECK-LABEL: @umin_vec(
205
- ; CHECK-NEXT: [[R:%.*]] = call <5 x i8> @llvm.umin.v5i8(<5 x i8> <i8 undef, i8 undef, i8 1, i8 42, i8 42>, <5 x i8> <i8 undef, i8 1, i8 undef, i8 42, i8 -128>)
206
- ; CHECK-NEXT: ret <5 x i8> [[R]]
198
+ ; CHECK-NEXT: ret <5 x i8> <i8 undef, i8 0, i8 0, i8 42, i8 42>
207
199
;
208
200
%r = call <5 x i8 > @llvm.umin.v5i8 (<5 x i8 > <i8 undef , i8 undef , i8 1 , i8 42 , i8 42 >, <5 x i8 > <i8 undef , i8 1 , i8 undef , i8 42 , i8 128 >)
209
201
ret <5 x i8 > %r
0 commit comments