@@ -45801,10 +45801,8 @@ static SDValue combineAndMaskToShift(SDNode *N, SelectionDAG &DAG,
45801
45801
const X86Subtarget &Subtarget) {
45802
45802
SDValue Op0 = peekThroughBitcasts(N->getOperand(0));
45803
45803
SDValue Op1 = peekThroughBitcasts(N->getOperand(1));
45804
- EVT VT0 = Op0.getValueType();
45805
- EVT VT1 = Op1.getValueType();
45806
-
45807
- if (VT0 != VT1 || !VT0.isSimple() || !VT0.isInteger())
45804
+ EVT VT = Op0.getValueType();
45805
+ if (VT != Op1.getValueType() || !VT.isSimple() || !VT.isInteger())
45808
45806
return SDValue();
45809
45807
45810
45808
APInt SplatVal;
@@ -45816,17 +45814,17 @@ static SDValue combineAndMaskToShift(SDNode *N, SelectionDAG &DAG,
45816
45814
if (isBitwiseNot(Op0))
45817
45815
return SDValue();
45818
45816
45819
- if (!supportedVectorShiftWithImm(VT0 .getSimpleVT(), Subtarget, ISD::SRL))
45817
+ if (!supportedVectorShiftWithImm(VT .getSimpleVT(), Subtarget, ISD::SRL))
45820
45818
return SDValue();
45821
45819
45822
- unsigned EltBitWidth = VT0 .getScalarSizeInBits();
45820
+ unsigned EltBitWidth = VT .getScalarSizeInBits();
45823
45821
if (EltBitWidth != DAG.ComputeNumSignBits(Op0))
45824
45822
return SDValue();
45825
45823
45826
45824
SDLoc DL(N);
45827
45825
unsigned ShiftVal = SplatVal.countTrailingOnes();
45828
45826
SDValue ShAmt = DAG.getTargetConstant(EltBitWidth - ShiftVal, DL, MVT::i8);
45829
- SDValue Shift = DAG.getNode(X86ISD::VSRLI, DL, VT0 , Op0, ShAmt);
45827
+ SDValue Shift = DAG.getNode(X86ISD::VSRLI, DL, VT , Op0, ShAmt);
45830
45828
return DAG.getBitcast(N->getValueType(0), Shift);
45831
45829
}
45832
45830
0 commit comments