Skip to content

Commit b3a38bc

Browse files
committed
[AMDGPU] Correct typos in SIMemoryLegalizer.cpp comments
1 parent 220de1f commit b3a38bc

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -716,7 +716,7 @@ bool SIGfx6CacheControl::enableLoadCacheBypass(
716716
/// sequentially consistent, and no other thread can access scratch
717717
/// memory.
718718

719-
/// Other address spaces do not hava a cache.
719+
/// Other address spaces do not have a cache.
720720

721721
return Changed;
722722
}
@@ -770,7 +770,7 @@ bool SIGfx6CacheControl::insertAcquire(MachineBasicBlock::iterator &MI,
770770
/// sequentially consistent, and no other thread can access scratch
771771
/// memory.
772772

773-
/// Other address spaces do not hava a cache.
773+
/// Other address spaces do not have a cache.
774774

775775
if (Pos == Position::AFTER)
776776
--MI;
@@ -972,7 +972,7 @@ bool SIGfx10CacheControl::enableLoadCacheBypass(
972972
/// sequentially consistent, and no other thread can access scratch
973973
/// memory.
974974

975-
/// Other address spaces do not hava a cache.
975+
/// Other address spaces do not have a cache.
976976

977977
return Changed;
978978
}
@@ -1035,7 +1035,7 @@ bool SIGfx10CacheControl::insertAcquire(MachineBasicBlock::iterator &MI,
10351035
/// sequentially consistent, and no other thread can access scratch
10361036
/// memory.
10371037

1038-
/// Other address spaces do not hava a cache.
1038+
/// Other address spaces do not have a cache.
10391039

10401040
if (Pos == Position::AFTER)
10411041
--MI;

0 commit comments

Comments
 (0)