Skip to content

Commit be5435e

Browse files
davemgreendavemgreen
committed
[ARM] MVE VMULL tests. NFC
1 parent a69158c commit be5435e

File tree

1 file changed

+130
-0
lines changed

1 file changed

+130
-0
lines changed

‎llvm/test/CodeGen/Thumb2/mve-vmull.ll

Lines changed: 130 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,130 @@
1+
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
2+
; RUN: llc -mtriple=thumbv8.1m.main-arm-none-eabi -mattr=+mve -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=CHECK
3+
4+
define arm_aapcs_vfpcc <4 x i32> @sext_0246(<8 x i16> %src1, <8 x i16> %src2) {
5+
; CHECK-LABEL: sext_0246:
6+
; CHECK: @ %bb.0: @ %entry
7+
; CHECK-NEXT: vmovlb.s16 q1, q1
8+
; CHECK-NEXT: vmovlb.s16 q0, q0
9+
; CHECK-NEXT: vmul.i32 q0, q0, q1
10+
; CHECK-NEXT: bx lr
11+
entry:
12+
%shuf1 = shufflevector <8 x i16> %src1, <8 x i16> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
13+
%out1 = sext <4 x i16> %shuf1 to <4 x i32>
14+
%shuf2 = shufflevector <8 x i16> %src2, <8 x i16> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
15+
%out2 = sext <4 x i16> %shuf2 to <4 x i32>
16+
%out = mul <4 x i32> %out1, %out2
17+
ret <4 x i32> %out
18+
}
19+
20+
define arm_aapcs_vfpcc <4 x i32> @sext_1357(<8 x i16> %src1, <8 x i16> %src2) {
21+
; CHECK-LABEL: sext_1357:
22+
; CHECK: @ %bb.0: @ %entry
23+
; CHECK-NEXT: vmovlt.s16 q1, q1
24+
; CHECK-NEXT: vmovlt.s16 q0, q0
25+
; CHECK-NEXT: vmul.i32 q0, q0, q1
26+
; CHECK-NEXT: bx lr
27+
entry:
28+
%shuf1 = shufflevector <8 x i16> %src1, <8 x i16> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
29+
%out1 = sext <4 x i16> %shuf1 to <4 x i32>
30+
%shuf2 = shufflevector <8 x i16> %src2, <8 x i16> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
31+
%out2 = sext <4 x i16> %shuf2 to <4 x i32>
32+
%out = mul <4 x i32> %out1, %out2
33+
ret <4 x i32> %out
34+
}
35+
36+
define arm_aapcs_vfpcc <4 x i32> @zext_0246(<8 x i16> %src1, <8 x i16> %src2) {
37+
; CHECK-LABEL: zext_0246:
38+
; CHECK: @ %bb.0: @ %entry
39+
; CHECK-NEXT: vmovlb.u16 q1, q1
40+
; CHECK-NEXT: vmovlb.u16 q0, q0
41+
; CHECK-NEXT: vmul.i32 q0, q0, q1
42+
; CHECK-NEXT: bx lr
43+
entry:
44+
%shuf1 = shufflevector <8 x i16> %src1, <8 x i16> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
45+
%out1 = zext <4 x i16> %shuf1 to <4 x i32>
46+
%shuf2 = shufflevector <8 x i16> %src2, <8 x i16> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
47+
%out2 = zext <4 x i16> %shuf2 to <4 x i32>
48+
%out = mul <4 x i32> %out1, %out2
49+
ret <4 x i32> %out
50+
}
51+
52+
define arm_aapcs_vfpcc <4 x i32> @zext_1357(<8 x i16> %src1, <8 x i16> %src2) {
53+
; CHECK-LABEL: zext_1357:
54+
; CHECK: @ %bb.0: @ %entry
55+
; CHECK-NEXT: vmovlt.u16 q1, q1
56+
; CHECK-NEXT: vmovlt.u16 q0, q0
57+
; CHECK-NEXT: vmul.i32 q0, q0, q1
58+
; CHECK-NEXT: bx lr
59+
entry:
60+
%shuf1 = shufflevector <8 x i16> %src1, <8 x i16> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
61+
%out1 = zext <4 x i16> %shuf1 to <4 x i32>
62+
%shuf2 = shufflevector <8 x i16> %src2, <8 x i16> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
63+
%out2 = zext <4 x i16> %shuf2 to <4 x i32>
64+
%out = mul <4 x i32> %out1, %out2
65+
ret <4 x i32> %out
66+
}
67+
68+
define arm_aapcs_vfpcc <8 x i16> @sext_02468101214(<16 x i8> %src1, <16 x i8> %src2) {
69+
; CHECK-LABEL: sext_02468101214:
70+
; CHECK: @ %bb.0: @ %entry
71+
; CHECK-NEXT: vmovlb.s8 q1, q1
72+
; CHECK-NEXT: vmovlb.s8 q0, q0
73+
; CHECK-NEXT: vmul.i16 q0, q0, q1
74+
; CHECK-NEXT: bx lr
75+
entry:
76+
%shuf1 = shufflevector <16 x i8> %src1, <16 x i8> undef, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
77+
%out1 = sext <8 x i8> %shuf1 to <8 x i16>
78+
%shuf2 = shufflevector <16 x i8> %src2, <16 x i8> undef, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
79+
%out2 = sext <8 x i8> %shuf2 to <8 x i16>
80+
%out = mul <8 x i16> %out1, %out2
81+
ret <8 x i16> %out
82+
}
83+
84+
define arm_aapcs_vfpcc <8 x i16> @sext_13579111315(<16 x i8> %src1, <16 x i8> %src2) {
85+
; CHECK-LABEL: sext_13579111315:
86+
; CHECK: @ %bb.0: @ %entry
87+
; CHECK-NEXT: vmovlt.s8 q1, q1
88+
; CHECK-NEXT: vmovlt.s8 q0, q0
89+
; CHECK-NEXT: vmul.i16 q0, q0, q1
90+
; CHECK-NEXT: bx lr
91+
entry:
92+
%shuf1 = shufflevector <16 x i8> %src1, <16 x i8> undef, <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
93+
%out1 = sext <8 x i8> %shuf1 to <8 x i16>
94+
%shuf2 = shufflevector <16 x i8> %src2, <16 x i8> undef, <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
95+
%out2 = sext <8 x i8> %shuf2 to <8 x i16>
96+
%out = mul <8 x i16> %out1, %out2
97+
ret <8 x i16> %out
98+
}
99+
100+
define arm_aapcs_vfpcc <8 x i16> @zext_02468101214(<16 x i8> %src1, <16 x i8> %src2) {
101+
; CHECK-LABEL: zext_02468101214:
102+
; CHECK: @ %bb.0: @ %entry
103+
; CHECK-NEXT: vmovlb.u8 q1, q1
104+
; CHECK-NEXT: vmovlb.u8 q0, q0
105+
; CHECK-NEXT: vmul.i16 q0, q0, q1
106+
; CHECK-NEXT: bx lr
107+
entry:
108+
%shuf1 = shufflevector <16 x i8> %src1, <16 x i8> undef, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
109+
%out1 = zext <8 x i8> %shuf1 to <8 x i16>
110+
%shuf2 = shufflevector <16 x i8> %src2, <16 x i8> undef, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
111+
%out2 = zext <8 x i8> %shuf2 to <8 x i16>
112+
%out = mul <8 x i16> %out1, %out2
113+
ret <8 x i16> %out
114+
}
115+
116+
define arm_aapcs_vfpcc <8 x i16> @zext_13579111315(<16 x i8> %src1, <16 x i8> %src2) {
117+
; CHECK-LABEL: zext_13579111315:
118+
; CHECK: @ %bb.0: @ %entry
119+
; CHECK-NEXT: vmovlt.u8 q1, q1
120+
; CHECK-NEXT: vmovlt.u8 q0, q0
121+
; CHECK-NEXT: vmul.i16 q0, q0, q1
122+
; CHECK-NEXT: bx lr
123+
entry:
124+
%shuf1 = shufflevector <16 x i8> %src1, <16 x i8> undef, <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
125+
%out1 = zext <8 x i8> %shuf1 to <8 x i16>
126+
%shuf2 = shufflevector <16 x i8> %src2, <16 x i8> undef, <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
127+
%out2 = zext <8 x i8> %shuf2 to <8 x i16>
128+
%out = mul <8 x i16> %out1, %out2
129+
ret <8 x i16> %out
130+
}

0 commit comments

Comments
 (0)