Skip to content

Commit c17d9b4

Browse files
compnerdcompnerd
committed
headers: optionalise some generated resource headers
This splits out the generated headers and conditonalises them upon the target being enabled. The motivation here is that the RISCV header alone added 10MB to the resource directory, which was previously at 10MB, increasing the build size and time. This header is contributing ~50% of the size of the resource headers (~10MB). The ARM generated headers are contributing about ~10% or 1MB. This could be extended further adding only the static resource headers for the targets that the LLVM build supports. The changes to the tests for ARM mirror what the RISCV target already did and rnk identified as a possible issue. Testing: cmake -G Ninja -D LLVM_TARGETS_TO_BUILD=X86 -D LLVM_ENABLE_PROJECTS="clang;lld" ../clang ninja check-clang Differential Revision: https://reviews.llvm.org/D112890 Reviewed By: craig.topper
1 parent 05963a3 commit c17d9b4

File tree

367 files changed

+750
-14
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

367 files changed

+750
-14
lines changed

‎clang/lib/Headers/CMakeLists.txt

Lines changed: 18 additions & 14 deletions
Original file line numberDiff line numberDiff line change
@@ -206,20 +206,24 @@ foreach( f ${files} ${cuda_wrapper_files} ${ppc_wrapper_files} ${openmp_wrapper_
206206
endforeach( f )
207207

208208
# Generate header files and copy them to the build directory
209-
# Generate arm_neon.h
210-
clang_generate_header(-gen-arm-neon arm_neon.td arm_neon.h)
211-
# Generate arm_fp16.h
212-
clang_generate_header(-gen-arm-fp16 arm_fp16.td arm_fp16.h)
213-
# Generate arm_sve.h
214-
clang_generate_header(-gen-arm-sve-header arm_sve.td arm_sve.h)
215-
# Generate arm_bf16.h
216-
clang_generate_header(-gen-arm-bf16 arm_bf16.td arm_bf16.h)
217-
# Generate arm_mve.h
218-
clang_generate_header(-gen-arm-mve-header arm_mve.td arm_mve.h)
219-
# Generate arm_cde.h
220-
clang_generate_header(-gen-arm-cde-header arm_cde.td arm_cde.h)
221-
# Generate riscv_vector.h
222-
clang_generate_header(-gen-riscv-vector-header riscv_vector.td riscv_vector.h)
209+
if(ARM IN_LIST LLVM_TARGETS_TO_BUILD OR AArch64 IN_LIST LLVM_TARGETS_TO_BUILD)
210+
# Generate arm_neon.h
211+
clang_generate_header(-gen-arm-neon arm_neon.td arm_neon.h)
212+
# Generate arm_fp16.h
213+
clang_generate_header(-gen-arm-fp16 arm_fp16.td arm_fp16.h)
214+
# Generate arm_sve.h
215+
clang_generate_header(-gen-arm-sve-header arm_sve.td arm_sve.h)
216+
# Generate arm_bf16.h
217+
clang_generate_header(-gen-arm-bf16 arm_bf16.td arm_bf16.h)
218+
# Generate arm_mve.h
219+
clang_generate_header(-gen-arm-mve-header arm_mve.td arm_mve.h)
220+
# Generate arm_cde.h
221+
clang_generate_header(-gen-arm-cde-header arm_cde.td arm_cde.h)
222+
endif()
223+
if(RISCV IN_LIST LLVM_TARGETS_TO_BUILD)
224+
# Generate riscv_vector.h
225+
clang_generate_header(-gen-riscv-vector-header riscv_vector.td riscv_vector.h)
226+
endif()
223227

224228
add_custom_target(clang-resource-headers ALL DEPENDS ${out_files})
225229
set_target_properties(clang-resource-headers PROPERTIES

‎clang/test/CodeGen/RISCV/riscv-inline-asm-rvv.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: riscv-registered-target
2+
13
// RUN: %clang_cc1 -triple riscv32 -target-feature +experimental-v \
24
// RUN: -O2 -emit-llvm %s -o - \
35
// RUN: | FileCheck %s

‎clang/test/CodeGen/aarch64-bf16-dotprod-intrinsics.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-arm-none-eabi -target-feature +neon -target-feature +bf16 \
35
// RUN: -disable-O0-optnone -emit-llvm -fno-legacy-pass-manager %s -o - | opt -S -mem2reg | FileCheck %s

‎clang/test/CodeGen/aarch64-bf16-getset-intrinsics.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-arm-none-eabi -target-feature +neon -target-feature +bf16 \
35
// RUN: -disable-O0-optnone -emit-llvm -fno-legacy-pass-manager %s -o - | opt -S -mem2reg | FileCheck %s

‎clang/test/CodeGen/aarch64-bf16-lane-intrinsics.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-arm-none-eabi -target-feature +neon -target-feature +bf16 \
35
// RUN: -disable-O0-optnone -emit-llvm -fno-legacy-pass-manager %s -o - | opt -S -mem2reg | FileCheck --check-prefix=CHECK-LE %s

‎clang/test/CodeGen/aarch64-neon-2velem.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
35

‎clang/test/CodeGen/aarch64-neon-3v.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
24

35
// Test new aarch64 intrinsics and types

‎clang/test/CodeGen/aarch64-neon-across.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
35

‎clang/test/CodeGen/aarch64-neon-fcvt-intrinsics.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
35

‎clang/test/CodeGen/aarch64-neon-fma.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon -S -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
24

35
// Test new aarch64 intrinsics and types

‎clang/test/CodeGen/aarch64-neon-intrinsics.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -fallow-half-arguments-and-returns -S -disable-O0-optnone \
35
// RUN: -flax-vector-conversions=none -emit-llvm -o - %s \

‎clang/test/CodeGen/aarch64-neon-ldst-one.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -disable-O0-optnone -fallow-half-arguments-and-returns -emit-llvm -o - %s \
35
// RUN: | opt -S -mem2reg | FileCheck %s

‎clang/test/CodeGen/aarch64-neon-misc.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -disable-O0-optnone -fallow-half-arguments-and-returns -emit-llvm -o - %s \
35
// RUN: | opt -S -mem2reg | FileCheck %s

‎clang/test/CodeGen/aarch64-neon-perm.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
35

‎clang/test/CodeGen/aarch64-neon-range-checks.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple aarch64-linux-gnu -target-feature +neon -target-feature +sha3 -target-feature +sm4 -verify %s
24

35
#include <arm_neon.h>

‎clang/test/CodeGen/aarch64-neon-scalar-copy.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
35

‎clang/test/CodeGen/aarch64-neon-scalar-x-indexed-elem.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon -target-cpu cyclone \
24
// RUN: -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
35

‎clang/test/CodeGen/aarch64-neon-sha3.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-linux-gnu -target-feature +neon \
35
// RUN: -target-feature +sha3 -S -emit-llvm -o - %s \

‎clang/test/CodeGen/aarch64-neon-shifts.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -disable-O0-optnone -ffp-contract=fast -S -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
35

‎clang/test/CodeGen/aarch64-neon-sm4-sm3.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple aarch64-linux-gnu -target-feature +neon \
24
// RUN: -target-feature +sm4 -S -emit-llvm -o - %s \
35
// RUN: | FileCheck %s

‎clang/test/CodeGen/aarch64-neon-tbl.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
35

‎clang/test/CodeGen/aarch64-neon-vcadd.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple aarch64-linux-gnu -target-feature +neon \
24
// RUN: -target-feature +v8.3a -target-feature +fullfp16 -S -emit-llvm -o - %s \
35
// RUN: | FileCheck %s

‎clang/test/CodeGen/aarch64-neon-vcombine.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon -fallow-half-arguments-and-returns -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg | FileCheck %s
24

35
// Test new aarch64 intrinsics and types

‎clang/test/CodeGen/aarch64-neon-vget-hilo.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -fallow-half-arguments-and-returns -disable-O0-optnone -emit-llvm -o - %s \
35
// RUN: | opt -S -mem2reg | FileCheck %s

‎clang/test/CodeGen/aarch64-neon-vget.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-apple-darwin -target-feature +neon \
24
// RUN: -fallow-half-arguments-and-returns -disable-O0-optnone -emit-llvm -o - %s \
35
// RUN: | opt -S -mem2reg | FileCheck %s

‎clang/test/CodeGen/aarch64-neon-vsqadd-float-conversion.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -S -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg -dce \
35
// RUN: | FileCheck %s

‎clang/test/CodeGen/aarch64-neon-vuqadd-float-conversion-warning.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -S -disable-O0-optnone -emit-llvm -o - %s 2>&1 | FileCheck %s
35

‎clang/test/CodeGen/aarch64-poly64.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// RUN: %clang_cc1 -triple arm64-none-linux-gnu -target-feature +neon \
24
// RUN: -ffp-contract=fast -disable-O0-optnone -emit-llvm -o - %s | opt -S -mem2reg \
35
// RUN: | FileCheck %s

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_bfmmla.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_create2-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_create2.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_create3-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_create3.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_create4-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_create4.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_cvt-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_cvtnt.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_get2-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_get3-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_get4-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1ro-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -target-feature +f64mm -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -target-feature +f64mm -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1ro.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +f64mm -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +f64mm -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld1rq-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld2-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld2.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld3-bfloat.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -target-feature +bf16 -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

‎clang/test/CodeGen/aarch64-sve-intrinsics/acle_sve_ld3.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,5 @@
1+
// REQUIRES: aarch64-registered-target || arm-registered-target
2+
13
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
24
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - %s | FileCheck %s
35
// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -S -O1 -Werror -Wall -emit-llvm -o - -x c++ %s | FileCheck %s -check-prefix=CPP-CHECK

0 commit comments

Comments
 (0)