Skip to content

Commit dc03b96

Browse files
committed
Add parentheses to silence warning
1 parent dedad08 commit dc03b96

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -831,8 +831,8 @@ AArch64LoadStoreOpt::mergePairedInsns(MachineBasicBlock::iterator I,
831831
for (auto &MOP : MI.operands()) {
832832
if (MOP.isReg() && !MOP.isDebug() && MOP.getReg() &&
833833
TRI->regsOverlap(MOP.getReg(), RegToRename)) {
834-
assert(MOP.isImplicit() ||
835-
(MOP.isRenamable() && !MOP.isEarlyClobber()) &&
834+
assert((MOP.isImplicit() ||
835+
(MOP.isRenamable() && !MOP.isEarlyClobber())) &&
836836
"Need renamable operands");
837837
MOP.setReg(GetMatchingSubReg(MOP.getReg()));
838838
}

0 commit comments

Comments
 (0)