Skip to content

Commit f45c052

Browse files
committed
Fix unused variables in release build
Differential Revision: https://reviews.llvm.org/D91705
1 parent 9f69c1b commit f45c052

File tree

1 file changed

+3
-5
lines changed

1 file changed

+3
-5
lines changed

llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp

Lines changed: 3 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1569,7 +1569,7 @@ void ARMLowOverheadLoops::ConvertVPTBlocks(LowOverheadLoop &LoLoop) {
15691569
auto Next = ++MachineBasicBlock::iterator(VPST);
15701570
assert(getVPTInstrPredicate(*Next) != ARMVCC::None &&
15711571
"The instruction after a VPST must be predicated");
1572-
1572+
(void)Next;
15731573
MachineInstr *VprDef = RDA->getUniqueReachingMIDef(VPST, ARM::VPR);
15741574
if (VprDef && VCMPOpcodeToVPT(VprDef->getOpcode()) &&
15751575
!LoLoop.ToRemove.contains(VprDef)) {
@@ -1578,13 +1578,11 @@ void ARMLowOverheadLoops::ConvertVPTBlocks(LowOverheadLoop &LoLoop) {
15781578
// the same values at the VPST
15791579
if (RDA->hasSameReachingDef(VCMP, VPST, VCMP->getOperand(1).getReg()) &&
15801580
RDA->hasSameReachingDef(VCMP, VPST, VCMP->getOperand(2).getReg())) {
1581-
bool IntermediateInstrsUseVPR =
1582-
std::any_of(++MachineBasicBlock::iterator(VCMP),
1583-
MachineBasicBlock::iterator(VPST), hasVPRUse);
15841581
// If the instruction after the VCMP is predicated then a different
15851582
// code path is expected to have merged the VCMP and VPST already.
15861583
// This assertion protects against changes to that behaviour
1587-
assert(!IntermediateInstrsUseVPR &&
1584+
assert(!std::any_of(++MachineBasicBlock::iterator(VCMP),
1585+
MachineBasicBlock::iterator(VPST), hasVPRUse) &&
15881586
"Instructions between the VCMP and VPST are not expected to "
15891587
"be predicated");
15901588
ReplaceVCMPWithVPT(VCMP, VPST);

0 commit comments

Comments
 (0)