Skip to content

Commit fcf0d0b

Browse files
eopXDtru
authored andcommitted
[docs] Add release notes for the LLVM 17 RVV intrinsics support
1 parent 1b7406b commit fcf0d0b

File tree

1 file changed

+12
-0
lines changed

1 file changed

+12
-0
lines changed

clang/docs/ReleaseNotes.rst

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -927,6 +927,18 @@ RISC-V Support
927927
- The rules for ordering of extensions in ``-march`` strings were relaxed. A
928928
canonical ordering is no longer enforced on ``z*``, ``s*``, and ``x*``
929929
prefixed extensions.
930+
- Support the RVV intrinsics v0.12. Please checkout `the RVV C intrinsics
931+
specification
932+
<https://github.com/riscv-non-isa/rvv-intrinsic-doc/releases/tag/v0.12.0>`_.
933+
It is expected there won't be any incompatibility from this v0.12 to the
934+
specifications planned for v1.0.
935+
936+
* Added vector intrinsics that models control to the rounding mode
937+
(``frm`` and ``vxrm``) for the floating-point instruction intrinsics and the
938+
fixed-point instruction intrinsics.
939+
* Added intrinsics for reinterpret cast between vector boolean and vector
940+
integer ``m1`` value
941+
* Removed the ``vread_csr`` and ``vwrite_csr`` intrinsics
930942

931943
CUDA/HIP Language Changes
932944
^^^^^^^^^^^^^^^^^^^^^^^^^

0 commit comments

Comments
 (0)