Skip to content

Commit 0d6a162

Browse files
committed
Silence a Deprecation Warning with FixedVectorType
1 parent ba737b5 commit 0d6a162

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

lib/IRGen/GenCall.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1015,7 +1015,7 @@ namespace {
10151015
llvm::Type *convertVectorType(clang::CanQual<clang::VectorType> type) {
10161016
auto eltTy =
10171017
convertBuiltinType(type->getElementType().castAs<clang::BuiltinType>());
1018-
return llvm::VectorType::get(eltTy, type->getNumElements());
1018+
return llvm::FixedVectorType::get(eltTy, type->getNumElements());
10191019
}
10201020

10211021
llvm::Type *convertBuiltinType(clang::CanQual<clang::BuiltinType> type) {

lib/IRGen/GenType.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1872,7 +1872,7 @@ convertPrimitiveBuiltin(IRGenModule &IGM, CanType canTy) {
18721872
= convertPrimitiveBuiltin(IGM,
18731873
vecTy->getElementType()->getCanonicalType());
18741874

1875-
auto llvmVecTy = llvm::VectorType::get(elementTy, vecTy->getNumElements());
1875+
auto llvmVecTy = llvm::FixedVectorType::get(elementTy, vecTy->getNumElements());
18761876
unsigned bitSize = size.getValue() * vecTy->getNumElements() * 8;
18771877
if (!llvm::isPowerOf2_32(bitSize))
18781878
bitSize = llvm::NextPowerOf2(bitSize);

0 commit comments

Comments
 (0)