Skip to content

[6.0][IRGen] Properly compute bit mask for extra tag bits in CVW #75525

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jul 29, 2024

Conversation

drexin
Copy link
Contributor

@drexin drexin commented Jul 27, 2024

  • Explanation: PowerOf2Ceil is not the correct function to use, because we end up with an empty mask if there is only one value stored in the extra tag bits
  • Scope: Compact value witnesses
  • Issues: rdar://132501359
  • Original PRs: [IRGen] Properly compute bit mask for extra tag bits in CVW #75514
  • Risk: Low. Only affects CVW
  • Testing: Added unit test that reproduced the issue before the fix and passes after.
  • Reviewers: @mikeash

rdar://132501359

PowerOf2Ceil is not the correct function to use, because we end up with an empty mask if there is only one value stored in the extra tag bits
@drexin drexin added 🍒 release cherry pick Flag: Release branch cherry picks swift 6.0 labels Jul 27, 2024
@drexin drexin requested a review from a team as a code owner July 27, 2024 17:40
@drexin
Copy link
Contributor Author

drexin commented Jul 27, 2024

@swift-ci test

@tbkka tbkka merged commit 7cf82b7 into swiftlang:release/6.0 Jul 29, 2024
5 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
🍒 release cherry pick Flag: Release branch cherry picks swift 6.0
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants