Skip to content

Commit 8a0a86d

Browse files
tclin914tomtor
authored andcommitted
[RISCV] Add missing predicate for PseudoTHVdotVMAQA family instructions
1 parent 594ea64 commit 8a0a86d

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoXTHead.td

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -660,10 +660,12 @@ def : Pat<(i32 (sub GPR:$rd, (mul (sexti16 (i32 GPR:$rs1)),
660660
(TH_MULSH GPR:$rd, GPR:$rs1, GPR:$rs2)>;
661661
} // Predicates = [HasVendorXTHeadMac, IsRV32]
662662

663+
let Predicates = [HasVendorXTHeadVdot] in {
663664
defm PseudoTHVdotVMAQA : VPseudoVMAQA_VV_VX;
664665
defm PseudoTHVdotVMAQAU : VPseudoVMAQA_VV_VX;
665666
defm PseudoTHVdotVMAQASU : VPseudoVMAQA_VV_VX;
666667
defm PseudoTHVdotVMAQAUS : VPseudoVMAQA_VX;
668+
}
667669

668670
let Predicates = [HasVendorXTHeadVdot] in {
669671
defm : VPatTernaryVMAQA_VV_VX<"int_riscv_th_vmaqa", "PseudoTHVdotVMAQA",

0 commit comments

Comments
 (0)