|
| 1 | +/* mbed Microcontroller Library |
| 2 | + * Copyright (c) 2006-2013 ARM Limited |
| 3 | + * |
| 4 | + * Licensed under the Apache License, Version 2.0 (the "License"); |
| 5 | + * you may not use this file except in compliance with the License. |
| 6 | + * You may obtain a copy of the License at |
| 7 | + * |
| 8 | + * http://www.apache.org/licenses/LICENSE-2.0 |
| 9 | + * |
| 10 | + * Unless required by applicable law or agreed to in writing, software |
| 11 | + * distributed under the License is distributed on an "AS IS" BASIS, |
| 12 | + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. |
| 13 | + * See the License for the specific language governing permissions and |
| 14 | + * limitations under the License. |
| 15 | + */ |
| 16 | +#ifndef MBED_PERIPHERALNAMES_H |
| 17 | +#define MBED_PERIPHERALNAMES_H |
| 18 | + |
| 19 | +#include "cmsis.h" |
| 20 | + |
| 21 | +#ifdef __cplusplus |
| 22 | +extern "C" { |
| 23 | +#endif |
| 24 | + |
| 25 | +typedef enum { |
| 26 | + OSC32KCLK = 0, |
| 27 | +} RTCName; |
| 28 | + |
| 29 | +typedef enum { |
| 30 | + UART_0 = 0, |
| 31 | + UART_1 = 1, |
| 32 | + UART_2 = 2, |
| 33 | + UART_3 = 3, |
| 34 | + UART_4 = 4, |
| 35 | +} UARTName; |
| 36 | + |
| 37 | +#define STDIO_UART_TX USBTX |
| 38 | +#define STDIO_UART_RX USBRX |
| 39 | +#define STDIO_UART UART_0 |
| 40 | + |
| 41 | +typedef enum { |
| 42 | + I2C_0 = 0, |
| 43 | + I2C_1 = 1, |
| 44 | + I2C_2 = 2, |
| 45 | +} I2CName; |
| 46 | + |
| 47 | +#define TPM_SHIFT 8 |
| 48 | +typedef enum { |
| 49 | + PWM_1 = (0 << TPM_SHIFT) | (0), // FTM0 CH0 |
| 50 | + PWM_2 = (0 << TPM_SHIFT) | (1), // FTM0 CH1 |
| 51 | + PWM_3 = (0 << TPM_SHIFT) | (2), // FTM0 CH2 |
| 52 | + PWM_4 = (0 << TPM_SHIFT) | (3), // FTM0 CH3 |
| 53 | + PWM_5 = (0 << TPM_SHIFT) | (4), // FTM0 CH4 |
| 54 | + PWM_6 = (0 << TPM_SHIFT) | (5), // FTM0 CH5 |
| 55 | + PWM_7 = (0 << TPM_SHIFT) | (6), // FTM0 CH6 |
| 56 | + PWM_8 = (0 << TPM_SHIFT) | (7), // FTM0 CH7 |
| 57 | + PWM_9 = (1 << TPM_SHIFT) | (0), // FTM1 CH0 |
| 58 | + PWM_10 = (1 << TPM_SHIFT) | (1), // FTM1 CH1 |
| 59 | + PWM_11 = (1 << TPM_SHIFT) | (2), // FTM1 CH2 |
| 60 | + PWM_12 = (1 << TPM_SHIFT) | (3), // FTM1 CH3 |
| 61 | + PWM_13 = (1 << TPM_SHIFT) | (4), // FTM1 CH4 |
| 62 | + PWM_14 = (1 << TPM_SHIFT) | (5), // FTM1 CH5 |
| 63 | + PWM_15 = (1 << TPM_SHIFT) | (6), // FTM1 CH6 |
| 64 | + PWM_16 = (1 << TPM_SHIFT) | (7), // FTM1 CH7 |
| 65 | + PWM_17 = (2 << TPM_SHIFT) | (0), // FTM2 CH0 |
| 66 | + PWM_18 = (2 << TPM_SHIFT) | (1), // FTM2 CH1 |
| 67 | + PWM_19 = (2 << TPM_SHIFT) | (2), // FTM2 CH2 |
| 68 | + PWM_20 = (2 << TPM_SHIFT) | (3), // FTM2 CH3 |
| 69 | + PWM_21 = (2 << TPM_SHIFT) | (4), // FTM2 CH4 |
| 70 | + PWM_22 = (2 << TPM_SHIFT) | (5), // FTM2 CH5 |
| 71 | + PWM_23 = (2 << TPM_SHIFT) | (6), // FTM2 CH6 |
| 72 | + PWM_24 = (2 << TPM_SHIFT) | (7), // FTM2 CH7 |
| 73 | + // could be 4 or could be 3... not sure what register |
| 74 | + // this is for... too much abstraction |
| 75 | + PWM_25 = (3 << TPM_SHIFT) | (0), // FTM3 CH0 |
| 76 | + PWM_26 = (3 << TPM_SHIFT) | (1), // FTM3 CH1 |
| 77 | + PWM_27 = (3 << TPM_SHIFT) | (2), // FTM3 CH2 |
| 78 | + PWM_28 = (3 << TPM_SHIFT) | (3), // FTM3 CH3 |
| 79 | + PWM_29 = (3 << TPM_SHIFT) | (4), // FTM3 CH4 |
| 80 | + PWM_30 = (3 << TPM_SHIFT) | (5), // FTM3 CH5 |
| 81 | + PWM_31 = (3 << TPM_SHIFT) | (6), // FTM3 CH6 |
| 82 | + PWM_32 = (3 << TPM_SHIFT) | (7), // FTM3 CH7 |
| 83 | +} PWMName; |
| 84 | + |
| 85 | +#define ADC_INSTANCE_SHIFT 8 |
| 86 | +#define ADC_B_CHANNEL_SHIFT 5 |
| 87 | +typedef enum { |
| 88 | + ADC0_SE4b = (0 << ADC_INSTANCE_SHIFT) | (1 << ADC_B_CHANNEL_SHIFT) | 4, |
| 89 | + ADC0_SE5b = (0 << ADC_INSTANCE_SHIFT) | (1 << ADC_B_CHANNEL_SHIFT) | 5, |
| 90 | + ADC0_SE6b = (0 << ADC_INSTANCE_SHIFT) | (1 << ADC_B_CHANNEL_SHIFT) | 6, |
| 91 | + ADC0_SE7b = (0 << ADC_INSTANCE_SHIFT) | (1 << ADC_B_CHANNEL_SHIFT) | 7, |
| 92 | + ADC0_SE8 = (0 << ADC_INSTANCE_SHIFT) | 8, |
| 93 | + ADC0_SE9 = (0 << ADC_INSTANCE_SHIFT) | 9, |
| 94 | + ADC0_SE12 = (0 << ADC_INSTANCE_SHIFT) | 12, |
| 95 | + ADC0_SE13 = (0 << ADC_INSTANCE_SHIFT) | 13, |
| 96 | + ADC0_SE14 = (0 << ADC_INSTANCE_SHIFT) | 14, |
| 97 | + ADC0_SE15 = (0 << ADC_INSTANCE_SHIFT) | 15, |
| 98 | + ADC0_SE16 = (0 << ADC_INSTANCE_SHIFT) | 16, |
| 99 | + ADC0_SE17 = (0 << ADC_INSTANCE_SHIFT) | 17, |
| 100 | + ADC0_SE18 = (0 << ADC_INSTANCE_SHIFT) | 18, |
| 101 | + ADC1_SE4b = (1 << ADC_INSTANCE_SHIFT) | 4, |
| 102 | + ADC1_SE5b = (1 << ADC_INSTANCE_SHIFT) | 5, |
| 103 | + ADC1_SE6b = (1 << ADC_INSTANCE_SHIFT) | 6, |
| 104 | + ADC1_SE7b = (1 << ADC_INSTANCE_SHIFT) | 7, |
| 105 | + ADC1_SE8 = (1 << ADC_INSTANCE_SHIFT) | 8, |
| 106 | + ADC1_SE9 = (1 << ADC_INSTANCE_SHIFT) | 9, |
| 107 | + ADC1_SE12 = (1 << ADC_INSTANCE_SHIFT) | 12, |
| 108 | + ADC1_SE13 = (1 << ADC_INSTANCE_SHIFT) | 13, |
| 109 | + ADC1_SE14 = (1 << ADC_INSTANCE_SHIFT) | 14, |
| 110 | + ADC1_SE15 = (1 << ADC_INSTANCE_SHIFT) | 15, |
| 111 | + ADC1_SE16 = (1 << ADC_INSTANCE_SHIFT) | 16, |
| 112 | + ADC1_SE17 = (1 << ADC_INSTANCE_SHIFT) | 17, |
| 113 | + ADC1_SE18 = (1 << ADC_INSTANCE_SHIFT) | 18, |
| 114 | +} ADCName; |
| 115 | + |
| 116 | +typedef enum { |
| 117 | + DAC_0 = 0 |
| 118 | +} DACName; |
| 119 | + |
| 120 | + |
| 121 | +typedef enum { |
| 122 | + SPI_0 = 0, |
| 123 | + SPI_1 = 1, |
| 124 | + SPI_2 = 2, |
| 125 | +} SPIName; |
| 126 | + |
| 127 | +#ifdef __cplusplus |
| 128 | +} |
| 129 | +#endif |
| 130 | + |
| 131 | +#endif |
0 commit comments