-
Notifications
You must be signed in to change notification settings - Fork 3k
Remove Tickless from STM32F4 targets #11713
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Remove Tickless from STM32F4 targets #11713
Conversation
@ARMmbed/team-st-mcd |
FYI: @kjbracey-arm |
@ABOSTM, thank you for your changes. |
So even tickless with using us ticker does not help. F4 then gets no tickless support? The problem with SPI is captured here (PR referenced above): 6d25704 . Isn't there any other solution to this problem? |
I understand that @ABOSTM I checked your proposition and run the I understand that when |
Oh it would probably help. But using tickless from us ticker does not provide significant power saving, I find this very misleading for users that don't understand why there is no deep_sleep in the end.
Disabling SPI async is not a solution, it's just hiding the problem. Disabling LP the wrapper as proposed here is the best way to remove the undesired ~100us system latencies. |
@mprse That's right. We've tried that and could not succeed because the critical section may be too long anyway so increasing priority is not enough. |
@LMESTM You have added the |
@mprse I'm not in favour of such development. Here are the reasons:
I would rather think of having a clear split:
|
Guys sorry for being late to the party as usual. As I can see it we have couple of possible ways forward:
Ofc the complexity grows there, but I think going towards manual sleep with RTC wakeup first and possibly experimenting with the automatic option could be a good plan. |
I agree with the steps recommended by @bulislaw |
@LMESTM lets rebase this one and proceed |
Ticless on STM32 F4 boards causes SPI issue with following PR: # 11682 Make FPGA tests to pass on CI targets (SPI, analogIn, PWM) In asynch mode, using interrupts, SPI hardware detect an RX overrun. Our understanding is that lpticker wrapper latency causes issue similar to ARMmbed#8714 and ARMmbed#9785, specially with SPI asynch which use interrupts.
e120177
to
3288620
Compare
Rebase done. |
CI started |
Test run: FAILEDSummary: 1 of 11 test jobs failed Failed test jobs:
|
Hi @0xc0170 , Tests is still passed on my side. |
I restarted the test, might do 2x. @ABOSTM can you also test the binaries that are in the artifacts ? Download the same binary that test failed and rerun locally |
Description
Tickless on STM32 F4 boards causes SPI issue with following PR:
11682 Make FPGA tests to pass on CI targets (SPI, analogIn, PWM)
In asynch mode, using interrupts, SPI hardware detect an RX overrun.
Our understanding is that lpticker wrapper latency
causes issue similar to #8714 and #9785,
specially with SPI asynch which uses interrupts.
Pull request type