Skip to content

[MAX32625NXPQ] Adding new Maxim Integrated target. #2694

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 1 commit into from
Closed

[MAX32625NXPQ] Adding new Maxim Integrated target. #2694

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
20 changes: 20 additions & 0 deletions hal/targets.json
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1771,6 +1771,26 @@
"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPI_ASYNCH", "STDIO_MESSAGES"],
"release_versions": ["2", "5"]
},
"MAX32625EVKIT": {
"inherits": ["Target"],
"core": "Cortex-M4F",
"macros": ["__SYSTEM_HFX=96000000","TARGET=MAX32625","TARGET_REV=0x4132"],
"extra_labels": ["Maxim", "MAX32625"],
"supported_toolchains": ["GCC_ARM", "ARM"],
"progen": {"target": "max32625evkit"},
"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
"release_versions": ["2", "5"]
},
"MAX32625NXPQ": {
"inherits": ["Target"],
"core": "Cortex-M4F",
"macros": ["__SYSTEM_HFX=96000000","TARGET=MAX32625","TARGET_REV=0x4132"],
"extra_labels": ["Maxim", "MAX32625"],
"supported_toolchains": ["GCC_ARM", "ARM"],
"progen": {"target": "max32625nxpq"},
"device_has": ["ANALOGIN", "ERROR_RED", "I2C", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "STDIO_MESSAGES"],
"release_versions": ["2", "5"]
},
"EFM32GG_STK3700": {
"inherits": ["Target"],
"core": "Cortex-M3",
Expand Down
16 changes: 16 additions & 0 deletions hal/targets/cmsis/TARGET_Maxim/TARGET_MAX32625/TOOLCHAIN_ARM_STD/MAX32625.sct
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,16 @@
; MAX32625
; 512KB FLASH (0x80000) @ 0x000000000
; 160KB RAM (0x28000) @ 0x20000000

LR_IROM1 0x00000000 0x80000 { ; load region size_region
ER_IROM1 0x00000000 0x80000 { ; load address = execution address
*.o (RESET, +First)
*(InRoot$$Sections)
.ANY (+RO)
}

; [RAM] Vector table dynamic copy: 68 vectors * 4 bytes = 272 (0x110)
RW_IRAM1 (0x20000000+0x110) (0x28000-0x110) { ; RW data
.ANY (+RW +ZI)
}
}
294 changes: 294 additions & 0 deletions hal/targets/cmsis/TARGET_Maxim/TARGET_MAX32625/TOOLCHAIN_ARM_STD/startup_MAX32625.S
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,294 @@
;*******************************************************************************
; Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.
;
; Permission is hereby granted, free of charge, to any person obtaining a
; copy of this software and associated documentation files (the "Software"),
; to deal in the Software without restriction, including without limitation
; the rights to use, copy, modify, merge, publish, distribute, sublicense,
; and/or sell copies of the Software, and to permit persons to whom the
; Software is furnished to do so, subject to the following conditions:
;
; The above copyright notice and this permission notice shall be included
; in all copies or substantial portions of the Software.
;
; THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
; OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
; MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
; IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
; OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
; ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
; OTHER DEALINGS IN THE SOFTWARE.
;
; Except as contained in this notice, the name of Maxim Integrated
; Products, Inc. shall not be used except as stated in the Maxim Integrated
; Products, Inc. Branding Policy.
;
; The mere transfer of this software does not imply any licenses
; of trade secrets, proprietary technology, copyrights, patents,
; trademarks, maskwork rights, or any other form of intellectual
; property whatsoever. Maxim Integrated Products, Inc. retains all
; ownership rights.
;*******************************************************************************

__initial_sp EQU 0x20028000 ; Top of RAM

PRESERVE8
THUMB


; Vector Table Mapped to Address 0 at Reset

AREA RESET, DATA, READONLY
EXPORT __Vectors
EXPORT __Vectors_End
EXPORT __Vectors_Size

__Vectors DCD __initial_sp ; Top of Stack
DCD Reset_Handler ; Reset Handler
DCD NMI_Handler ; NMI Handler
DCD HardFault_Handler ; Hard Fault Handler
DCD MemManage_Handler ; MPU Fault Handler
DCD BusFault_Handler ; Bus Fault Handler
DCD UsageFault_Handler ; Usage Fault Handler
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD SVC_Handler ; SVCall Handler
DCD DebugMon_Handler ; Debug Monitor Handler
DCD 0 ; Reserved
DCD PendSV_Handler ; PendSV Handler
DCD SysTick_Handler ; SysTick Handler

; Maxim 32625 Externals interrupts
DCD CLKMAN_IRQHandler ; 16:01 CLKMAN
DCD PWRMAN_IRQHandler ; 17:02 PWRMAN
DCD FLC_IRQHandler ; 18:03 Flash Controller
DCD RTC0_IRQHandler ; 19:04 RTC INT0
DCD RTC1_IRQHandler ; 20:05 RTC INT1
DCD RTC2_IRQHandler ; 21:06 RTC INT2
DCD RTC3_IRQHandler ; 22:07 RTC INT3
DCD PMU_IRQHandler ; 23:08 PMU
DCD USB_IRQHandler ; 24:09 USB
DCD AES_IRQHandler ; 25:10 AES
DCD MAA_IRQHandler ; 26:11 MAA
DCD WDT0_IRQHandler ; 27:12 WATCHDOG0
DCD WDT0_P_IRQHandler ; 28:13 WATCHDOG0 PRE-WINDOW
DCD WDT1_IRQHandler ; 29:14 WATCHDOG1
DCD WDT1_P_IRQHandler ; 30:15 WATCHDOG1 PRE-WINDOW
DCD GPIO_P0_IRQHandler ; 31:16 GPIO Port 0
DCD GPIO_P1_IRQHandler ; 32:17 GPIO Port 1
DCD GPIO_P2_IRQHandler ; 33:18 GPIO Port 2
DCD GPIO_P3_IRQHandler ; 34:19 GPIO Port 3
DCD GPIO_P4_IRQHandler ; 35:20 GPIO Port 4
DCD GPIO_P5_IRQHandler ; 36:21 GPIO Port 5
DCD GPIO_P6_IRQHandler ; 37:22 GPIO Port 6
DCD TMR0_IRQHandler ; 38:23 Timer32-0
DCD TMR16_0_IRQHandler ; 39:24 Timer16-s0
DCD TMR1_IRQHandler ; 40:25 Timer32-1
DCD TMR16_1_IRQHandler ; 41:26 Timer16-s1
DCD TMR2_IRQHandler ; 42:27 Timer32-2
DCD TMR16_2_IRQHandler ; 43:28 Timer16-s2
DCD TMR3_IRQHandler ; 44:29 Timer32-3
DCD TMR16_3_IRQHandler ; 45:30 Timer16-s3
DCD TMR4_IRQHandler ; 46:31 Timer32-4
DCD TMR16_4_IRQHandler ; 47:32 Timer16-s4
DCD TMR5_IRQHandler ; 48:33 Timer32-5
DCD TMR16_5_IRQHandler ; 49:34 Timer16-s5
DCD PT_IRQHandler ; 50:35 PT
DCD UART0_IRQHandler ; 51:36 UART0
DCD UART1_IRQHandler ; 52:37 UART1
DCD UART2_IRQHandler ; 53:38 UART0
DCD UART3_IRQHandler ; 54:39 UART1
DCD I2CM0_IRQHandler ; 55:40 I2C Master 0
DCD I2CM1_IRQHandler ; 56:41 I2C Master 1
DCD I2CM2_IRQHandler ; 57:42 I2C Master 2
DCD I2CS_IRQHandler ; 58:43 I2C Slave
DCD SPIM0_IRQHandler ; 59:44 SPIM0
DCD SPIM1_IRQHandler ; 60:45 SPIM1
DCD SPIM2_IRQHandler ; 61:46 SPIM2
DCD SPIB_IRQHandler ; 62:47 SPI Bridge
DCD OWM_IRQHandler ; 63:48 SPI Bridge
DCD AFE_IRQHandler ; 64:49 AFE
DCD SPIS_IRQHandler ; 65:50 SPI Slave
DCD GPIO_P7_IRQHandler ; 66:51 GPIO Port 7
DCD GPIO_P8_IRQHandler ; 67:52 GPIO Port 8
__Vectors_End

__Vectors_Size EQU __Vectors_End - __Vectors

AREA |.text|, CODE, READONLY

Reset_Handler PROC
EXPORT Reset_Handler [WEAK]
IMPORT SystemInit
IMPORT __main
LDR R0, =SystemInit
BLX R0
LDR R0, =__main
BX R0
__SPIN
WFI
BL __SPIN
ENDP

; Dummy Exception Handlers (infinite loops which can be modified)

NMI_Handler PROC
EXPORT NMI_Handler [WEAK]
B NMI_Handler
ENDP

HardFault_Handler PROC
EXPORT HardFault_Handler [WEAK]
B HardFault_Handler
ENDP

MemManage_Handler PROC
EXPORT MemManage_Handler [WEAK]
B MemManage_Handler
ENDP

BusFault_Handler PROC
EXPORT BusFault_Handler [WEAK]
B BusFault_Handler
ENDP

UsageFault_Handler PROC
EXPORT UsageFault_Handler [WEAK]
B UsageFault_Handler
ENDP

SVC_Handler PROC
EXPORT SVC_Handler [WEAK]
B SVC_Handler
ENDP

DebugMon_Handler PROC
EXPORT DebugMon_Handler [WEAK]
B DebugMon_Handler
ENDP

PendSV_Handler PROC
EXPORT PendSV_Handler [WEAK]
B PendSV_Handler
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler [WEAK]
B SysTick_Handler
ENDP

Default_Handler PROC

; MAX32625 Interrupts
EXPORT CLKMAN_IRQHandler [WEAK] ; 16:01 CLKMAN
EXPORT PWRMAN_IRQHandler [WEAK] ; 17:02 PWRMAN
EXPORT FLC_IRQHandler [WEAK] ; 18:03 Flash Controller
EXPORT RTC0_IRQHandler [WEAK] ; 19:04 RTC INT0
EXPORT RTC1_IRQHandler [WEAK] ; 20:05 RTC INT1
EXPORT RTC2_IRQHandler [WEAK] ; 21:06 RTC INT2
EXPORT RTC3_IRQHandler [WEAK] ; 22:07 RTC INT3
EXPORT PMU_IRQHandler [WEAK] ; 23:08 PMU
EXPORT USB_IRQHandler [WEAK] ; 24:09 USB
EXPORT AES_IRQHandler [WEAK] ; 25:10 AES
EXPORT MAA_IRQHandler [WEAK] ; 26:11 MAA
EXPORT WDT0_IRQHandler [WEAK] ; 27:12 WATCHDOG0
EXPORT WDT0_P_IRQHandler [WEAK] ; 28:13 WATCHDOG0 PRE-WINDOW
EXPORT WDT1_IRQHandler [WEAK] ; 29:14 WATCHDOG1
EXPORT WDT1_P_IRQHandler [WEAK] ; 30:15 WATCHDOG1 PRE-WINDOW
EXPORT GPIO_P0_IRQHandler [WEAK] ; 31:16 GPIO Port 0
EXPORT GPIO_P1_IRQHandler [WEAK] ; 32:17 GPIO Port 1
EXPORT GPIO_P2_IRQHandler [WEAK] ; 33:18 GPIO Port 2
EXPORT GPIO_P3_IRQHandler [WEAK] ; 34:19 GPIO Port 3
EXPORT GPIO_P4_IRQHandler [WEAK] ; 35:20 GPIO Port 4
EXPORT GPIO_P5_IRQHandler [WEAK] ; 36:21 GPIO Port 5
EXPORT GPIO_P6_IRQHandler [WEAK] ; 37:22 GPIO Port 6
EXPORT TMR0_IRQHandler [WEAK] ; 38:23 Timer32-0
EXPORT TMR16_0_IRQHandler [WEAK] ; 39:24 Timer16-s0
EXPORT TMR1_IRQHandler [WEAK] ; 40:25 Timer32-1
EXPORT TMR16_1_IRQHandler [WEAK] ; 41:26 Timer16-s1
EXPORT TMR2_IRQHandler [WEAK] ; 42:27 Timer32-2
EXPORT TMR16_2_IRQHandler [WEAK] ; 43:28 Timer16-s2
EXPORT TMR3_IRQHandler [WEAK] ; 44:29 Timer32-3
EXPORT TMR16_3_IRQHandler [WEAK] ; 45:30 Timer16-s3
EXPORT TMR4_IRQHandler [WEAK] ; 46:31 Timer32-4
EXPORT TMR16_4_IRQHandler [WEAK] ; 47:32 Timer16-s4
EXPORT TMR5_IRQHandler [WEAK] ; 48:33 Timer32-5
EXPORT TMR16_5_IRQHandler [WEAK] ; 49:34 Timer16-s5
EXPORT PT_IRQHandler [WEAK] ; 50:35 PT
EXPORT UART0_IRQHandler [WEAK] ; 51:36 UART0
EXPORT UART1_IRQHandler [WEAK] ; 52:37 UART1
EXPORT UART2_IRQHandler [WEAK] ; 53:38 UART0
EXPORT UART3_IRQHandler [WEAK] ; 54:39 UART1
EXPORT I2CM0_IRQHandler [WEAK] ; 55:40 I2C Master 0
EXPORT I2CM1_IRQHandler [WEAK] ; 56:41 I2C Master 1
EXPORT I2CM2_IRQHandler [WEAK] ; 57:42 I2C Master 2
EXPORT I2CS_IRQHandler [WEAK] ; 58:43 I2C Slave
EXPORT SPIM0_IRQHandler [WEAK] ; 59:44 SPIM0
EXPORT SPIM1_IRQHandler [WEAK] ; 60:45 SPIM1
EXPORT SPIM2_IRQHandler [WEAK] ; 61:46 SPIM2
EXPORT SPIB_IRQHandler [WEAK] ; 62:47 SPI Bridge
EXPORT OWM_IRQHandler [WEAK] ; 63:48 SPI Bridge
EXPORT AFE_IRQHandler [WEAK] ; 64:49 AFE
EXPORT SPIS_IRQHandler [WEAK] ; 65:50 SPI Slave
EXPORT GPIO_P7_IRQHandler [WEAK] ; 66:51 GPIO Port 7
EXPORT GPIO_P8_IRQHandler [WEAK] ; 67:52 GPIO Port 8

CLKMAN_IRQHandler
PWRMAN_IRQHandler
FLC_IRQHandler
RTC0_IRQHandler
RTC1_IRQHandler
RTC2_IRQHandler
RTC3_IRQHandler
PMU_IRQHandler
USB_IRQHandler
AES_IRQHandler
MAA_IRQHandler
WDT0_IRQHandler
WDT0_P_IRQHandler
WDT1_IRQHandler
WDT1_P_IRQHandler
GPIO_P0_IRQHandler
GPIO_P1_IRQHandler
GPIO_P2_IRQHandler
GPIO_P3_IRQHandler
GPIO_P4_IRQHandler
GPIO_P5_IRQHandler
GPIO_P6_IRQHandler
TMR0_IRQHandler
TMR16_0_IRQHandler
TMR1_IRQHandler
TMR16_1_IRQHandler
TMR2_IRQHandler
TMR16_2_IRQHandler
TMR3_IRQHandler
TMR16_3_IRQHandler
TMR4_IRQHandler
TMR16_4_IRQHandler
TMR5_IRQHandler
TMR16_5_IRQHandler
PT_IRQHandler
UART0_IRQHandler
UART1_IRQHandler
UART2_IRQHandler
UART3_IRQHandler
I2CM0_IRQHandler
I2CM1_IRQHandler
I2CM2_IRQHandler
I2CS_IRQHandler
SPIM0_IRQHandler
SPIM1_IRQHandler
SPIM2_IRQHandler
SPIB_IRQHandler
OWM_IRQHandler
AFE_IRQHandler
SPIS_IRQHandler
GPIO_P7_IRQHandler
GPIO_P8_IRQHandler

B .
ENDP
ALIGN
END
57 changes: 57 additions & 0 deletions hal/targets/cmsis/TARGET_Maxim/TARGET_MAX32625/TOOLCHAIN_ARM_STD/sys.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,57 @@
/*******************************************************************************
* Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
* IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
* OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
* Except as contained in this notice, the name of Maxim Integrated
* Products, Inc. shall not be used except as stated in the Maxim Integrated
* Products, Inc. Branding Policy.
*
* The mere transfer of this software does not imply any licenses
* of trade secrets, proprietary technology, copyrights, patents,
* trademarks, maskwork rights, or any other form of intellectual
* property whatsoever. Maxim Integrated Products, Inc. retains all
* ownership rights.
*******************************************************************************
*/

#include <rt_misc.h>
#include <stdint.h>

#ifdef __cplusplus
extern "C" {
#endif

extern char Image$$RW_IRAM1$$ZI$$Limit[];

extern __value_in_regs struct __initial_stackheap __user_setup_stackheap(uint32_t R0, uint32_t R1, uint32_t R2, uint32_t R3) {
uint32_t zi_limit = (uint32_t)Image$$RW_IRAM1$$ZI$$Limit;
uint32_t sp_limit = __current_sp();

zi_limit = (zi_limit + 7) & ~0x7; // ensure zi_limit is 8-byte aligned

struct __initial_stackheap r;
r.heap_base = zi_limit;
r.heap_limit = sp_limit;
return r;
}

#ifdef __cplusplus
}
#endif
Loading