Skip to content

STM32: I2C: reset state machine #3685

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Feb 7, 2017
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
25 changes: 24 additions & 1 deletion targets/TARGET_STM/i2c_api.c
Original file line number Diff line number Diff line change
Expand Up @@ -238,6 +238,23 @@ void i2c_hw_reset(i2c_t *obj) {
#endif
}

void i2c_sw_reset(i2c_t *obj)
{
struct i2c_s *obj_s = I2C_S(obj);
I2C_HandleTypeDef *handle = &(obj_s->handle);
/* SW reset procedure:
* PE must be kept low during at least 3 APB clock cycles
* in order to perform the software reset.
* This is ensured by writing the following software sequence:
* - Write PE=0
* - Check PE=0
* - Write PE=1.
*/
handle->Instance->CR1 &= ~I2C_CR1_PE;
while(handle->Instance->CR1 & I2C_CR1_PE);
handle->Instance->CR1 |= I2C_CR1_PE;
}

void i2c_init(i2c_t *obj, PinName sda, PinName scl) {

struct i2c_s *obj_s = I2C_S(obj);
Expand Down Expand Up @@ -597,8 +614,14 @@ int i2c_stop(i2c_t *obj) {
* to know when we need to prepare next start */
handle->Instance->CR2 &= ~I2C_CR2_SADD;

/*
* V2 IP is meant for automatic STOP, not user STOP
* SW reset the IP state machine before next transaction
*/
i2c_sw_reset(obj);

/* In case of mixed usage of the APIs (unitary + SYNC)
* re-inti HAL state */
* re-init HAL state */
if (obj_s->XferOperation != I2C_FIRST_AND_LAST_FRAME) {
i2c_init(obj, obj_s->sda, obj_s->scl);
}
Expand Down