-
Notifications
You must be signed in to change notification settings - Fork 3k
Qspi flash pin names standardization #7639
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Qspi flash pin names standardization #7639
Conversation
Adding new QSPI HAL header file. This should help to use memory-maped devices as memories, graphical displays. The API consist of few functions, most important are read/write/write_command functions. The command format is: ``` ---------------------------------------------- | Instruction | Address | Alt | Dummy | Data | ---------------------------------------------- ``` We define only synch API at the moment.
Fixing by adding NONE values for both
This provides a way to return how many bytes have been written/read (as status codes are returned via func ret value)
SPI mode means Clock polarity and phase mode (0 - 3)
This commit adds QSPI HAL implementation for nrf52840 MCU targets
if address is skipped, used size NONE
Not used anymore, not defined. ctor default initializes the object
Should be: instr, alt, address or inst, addr or just addr
If phase is being skipped, set disabled to true, otherwise false.
…m_workaround hal-qspi_test: remove STM workaround
Add reset internal state before call to HAL_QspiInit function
@donatieng @jamesbeyond @0xc0170 |
Hi Maciej - I've added you to a PR submitted yesterday for QSPI SFDP BlockDevice . |
target configuration , in this case it would be PinNames - being part of the target itself like LEDx, etc
👍 |
Hello,
mbed-os/targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L476xG/TARGET_NUCLEO_L476RG/PeripheralPins.c Line 309 in 1c38d24
NUCLEO_L476RG platform does not have a QSPI flash memory on it. If user wants to connect a QSPI memory on it, he will be able to use PA_6 / PB_11 etc... won't he ? |
Hi @maciejbocianski, for platforms with onboard flash, could we also have a Standard pin names (
I think we need to be very clear on whether pins names refer to a peripheral on the MCU or to pins connected to an on-board memory chip.
I think having standard naming where possible would help in many standard cases and avoid confusion.
|
@donatieng So finally we will have For all QSPI capable target:
all target with onboard memory will additionally define:
|
I agree, we should aim to provide users with default pin names for all interfaces. On top of that having pins defined for on board memory and sdcards etc should be a good idea. As for "count" i'm not sure how useful it is, how would that be used? |
@maciejbocianski @bulislaw my rationale behind |
use case:
|
@maciejbocianski @donatieng @bulislaw Is there any more work ongoing with this? |
Since qspi feature branch will be merged to master soon (#7783). |
@maciejbocianski please close this if it is no longer needed. Thanks. |
Further work moved to #7817 |
Description
Normalize QSPI flash pin names to new format:
QSPI_FLASH1_XXX
for targets with flash onboardQSPI1_XXX
for targets with no flash onboard (to be discussed)Some targets support Dual-Flash, hence added port indexing (1, 2) to distinct which port is actually utilized
TODO:
Pull request type