Hardware Tutorials

Are there any resources for building your own CPU in Verilog? I know there are plenty for emulation/virtual machines but I'm interested in implementing features like pipelining, caching, branch prediction, etc.