File tree Expand file tree Collapse file tree 4 files changed +5
-5
lines changed
targets/TARGET_ONSEMI/TARGET_NCS36510/device Expand file tree Collapse file tree 4 files changed +5
-5
lines changed Original file line number Diff line number Diff line change @@ -9,7 +9,7 @@ LR_IROM1 0x00003000 0x0004F000 { ; load region size_region
9
9
10
10
; no uvisor support at this time
11
11
12
- RW_IRAM1 0x3FFF4000 {
12
+ RW_IRAM1 0x3FFF4000 + 0x90 { ; 8_byte_aligned(35 vectors * 4 bytes each) = 0x90
13
13
.ANY(+RW +ZI)
14
14
}
15
15
ARM_LIB_HEAP AlignExpr(+0, 8) ALIGN 8 EMPTY (0x3FFF4000 + 0xC000 - AlignExpr(ImageLimit(RW_IRAM1),8) ) {}
Original file line number Diff line number Diff line change 5
5
MEMORY {
6
6
VECTORS (rx) : ORIGIN = 0x00003000, LENGTH = 0x00000090
7
7
FLASH (rx) : ORIGIN = 0x00003090, LENGTH = 320K - 4K - 0x90
8
- RAM (rwx) : ORIGIN = 0x3FFF4000 , LENGTH = 48K
8
+ RAM (rwx) : ORIGIN = 0x3FFF4090 , LENGTH = 48K - 0x90 /* 8_byte_aligned(35 vectors * 4 bytes each) = 0x90 */
9
9
}
10
10
11
11
/* Linker script to place sections and symbol values. Should be used together
Original file line number Diff line number Diff line change @@ -8,8 +8,8 @@ define region FLASHB = Mem:[from 0x00100000 size 0x50000];
8
8
define region RAMA = Mem:[from 0x3FFFC000 size 0x4000];
9
9
define region RAMB = Mem:[from 0x3FFF8000 size 0x4000];
10
10
/* G2H ZPRO requires RAMC to be enabled */
11
- define region RAMC = Mem:[from 0x3FFF4000 size 0x4000];
12
- define region RAM_ALL = Mem:[from 0x3FFF4000 size 0xC000];
11
+ define region RAMC = Mem:[from 0x3FFF4000 + 0x90 size 0x4000 - 0x90]; /* 8_byte_aligned(35 vectors * 4 bytes each) = 0x90 */
12
+ define region RAM_ALL = Mem:[from 0x3FFF4000 + 0x90 size 0xC000 - 0x90]; /* 8_byte_aligned(35 vectors * 4 bytes each) = 0x90 */
13
13
14
14
/* Create a stack */
15
15
define block CSTACK with size = 0x200, alignment = 8 { };
Original file line number Diff line number Diff line change 31
31
32
32
#include <cmsis_nvic.h>
33
33
34
- #define NVIC_RAM_VECTOR_ADDRESS (0x20000000 ) // Vectors positioned at start of RAM
34
+ #define NVIC_RAM_VECTOR_ADDRESS (0x3FFF4000 ) // Vectors positioned at start of RAM
35
35
#define NVIC_FLASH_VECTOR_ADDRESS (0x00000000) // Initial vector position in flash
36
36
37
37
You can’t perform that action at this time.
0 commit comments