Skip to content
This repository was archived by the owner on Mar 28, 2023. It is now read-only.

Commit 3a9a0d3

Browse files
authored
[ESIMD] Exclude esimd_vadd_raw_send and histogram_raw_send from DG1 testing (#728)
1 parent 4b57f77 commit 3a9a0d3

File tree

2 files changed

+8
-2
lines changed

2 files changed

+8
-2
lines changed

SYCL/ESIMD/histogram_raw_send.cpp

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,12 +7,15 @@
77
//
88
//===----------------------------------------------------------------------===//
99
// REQUIRES: gpu
10-
// UNSUPPORTED: cuda || hip
10+
// UNSUPPORTED: gpu-intel-dg1,cuda,hip
1111
// UNSUPPORTED: ze_debug-1,ze_debug4
1212
// RUN: %clangxx -fsycl %s -o %t.out
1313
// RUN: %HOST_RUN_PLACEHOLDER %t.out
1414
// RUN: %GPU_RUN_PLACEHOLDER %t.out
1515

16+
// The test checks raw send functionality with atomic write implementation
17+
// on SKL. It does not work on DG1 due to send instruction incompatibility.
18+
1619
#include "esimd_test_utils.hpp"
1720

1821
#include <CL/sycl.hpp>

SYCL/ESIMD/vadd_raw_send.cpp

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,10 +7,13 @@
77
//
88
//===----------------------------------------------------------------------===//
99
// REQUIRES: gpu
10-
// UNSUPPORTED: cuda || hip
10+
// UNSUPPORTED: gpu-intel-dg1,cuda,hip
1111
// RUN: %clangxx -fsycl %s -o %t.out
1212
// RUN: %GPU_RUN_PLACEHOLDER %t.out
1313

14+
// The test checks raw send functionality with block read/write implementation
15+
// on SKL. It does not work on DG1 due to send instruction incompatibility.
16+
1417
#include "esimd_test_utils.hpp"
1518

1619
#include <CL/sycl.hpp>

0 commit comments

Comments
 (0)