Skip to content
This repository was archived by the owner on Mar 28, 2023. It is now read-only.

Test #1499

Closed
wants to merge 11 commits into from
Closed

Test #1499

wants to merge 11 commits into from

Conversation

aelovikov-intel
Copy link

No description provided.

aelovikov-intel
aelovikov-intel commented Jan 10, 2023
View reviewed changes
SYCL/SubGroupMask/Basic.cpp
Comment on lines +87 to +89
for (int j = 0; j < sizeof(gmask_gid3); ++j)
my_acc[my_idx++] = gmask3_ptr[j];
my_acc[my_idx++] = 0x42;
Copy link
Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Good here.

SYCL/SubGroupMask/Basic.cpp
Comment on lines +94 to +96
for (int j = 0; j < 6; ++j)
my_acc[my_idx++] = mr[j];
my_acc[my_idx++] = 0x42;
Copy link
Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Bad here.

@aelovikov-intel
Copy link
Author 

bad
  10 (00010000) 42 (01000010)
  b6 (10110110) 6d (01101101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
         0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
  b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
         0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
  b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
         0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
  b6 (10110110) 1 (00000001) 1 (00000001) 1 (00000001) 1 (00000001) 1 (00000001) 42 (01000010)
  1 (00000001) 42 (01000010)
  0 (00000000) 0 (00000000)

good
# command output:
 10 (00010000) 42 (01000010)
 b6 (10110110) 6d (01101101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
        0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
 b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
        0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
 b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
        0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
 b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 42 (01000010)
 0 (00000000) 42 (01000010)
 0 (00000000) 0 (00000000)
Test passed.

@aelovikov-intel
Copy link
Author

This revision results:

{noformat}
Bad
10 (00010000) 10 (00010000) 42 (01000010)
aa (10101010) aa (10101010) aa (10101010) aa (10101010) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
b6 (10110110) 6d (01101101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
42 (01000010)
0 (00000000) aa (10101010) aa (10101010) aa (10101010) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
b6 (10110110) 1 (00000001) 1 (00000001) 1 (00000001) 1 (00000001) 1 (00000001) 42 (01000010)
1 (00000001) 42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 42 (01000010)
b6 (10110110) 1 (00000001) 1 (00000001) 1 (00000001) 1 (00000001) 1 (00000001) 42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 42 (01000010)
42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 42 (01000010)
142 (01000010)

Good
10 (00010000) 10 (00010000) 42 (01000010)
aa (10101010) aa (10101010) aa (10101010) aa (10101010) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
b6 (10110110) 6d (01101101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
42 (01000010)
0 (00000000) aa (10101010) aa (10101010) aa (10101010) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 20 (00100000)
0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 0 (00000000) 42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 42 (01000010)
0 (00000000) 42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 42 (01000010)
42 (01000010)
b6 (10110110) 55 (01010101) db (11011011) b6 (10110110) 0 (00000000) 0 (00000000) 42 (01000010)
142 (01000010)
{noformat}

aelovikov-intel added a commit to aelovikov-intel/llvm-test-suite that referenced this pull request Jan 12, 2023
@aelovikov-intel
[SYCL] Re-enable SYCL/SubGroupMask/Basic.cpp
3cd4dab 
The failure went away from pre-commit CI (see experiments in intel#1499 and intel#1507)
after GPU driver update on CI systems.
@aelovikov-intel aelovikov-intel mentioned this pull request Jan 12, 2023
Merged
againull pushed a commit that referenced this pull request Jan 12, 2023
@aelovikov-intel
[SYCL] Re-enable SYCL/SubGroupMask/Basic.cpp (#1508)
219b4b4 
The failure went away from pre-commit CI (see experiments in #1499 and #1507)
after GPU driver update on CI systems.
myler pushed a commit to myler/llvm-test-suite that referenced this pull request Mar 22, 2023
@dkhaldi
Merge pull request intel#1499 from dkhaldi/matrixfixes
1c8123d 
[SYCL][Matrix] cherry pick fix query test and bfloat16 namespace
myler pushed a commit to myler/llvm-test-suite that referenced this pull request Mar 22, 2023
@aelovikov-intel @bb-sycl
[SYCL] Re-enable SYCL/SubGroupMask/Basic.cpp (intel#1508)
d53c47d 
The failure went away from pre-commit CI (see experiments in intel#1499 and intel#1507)
after GPU driver update on CI systems.
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Reviewers

@Pennycook Pennycook Awaiting requested review from Pennycook Pennycook will be requested when the pull request is marked ready for review Pennycook is a code owner

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@aelovikov-intel