Skip to content
This repository was archived by the owner on Mar 28, 2023. It is now read-only.

[SYCL][ESIMD] Add tests on simd increment and decrement operators #827

Merged
merged 10 commits into from
Feb 24, 2022

Conversation

vasilytric
Copy link

No description provided.

- Change log message
- Small refactoring
- variable renaming
- Remove unnecessary if else
- Remove duplicated for cycle
- Fix logic statement in "if" condition
- Remove unused aliases
@vasilytric
Copy link
Author

@sndmitriev Would you mind to review this PR?

sndmitriev
sndmitriev previously approved these changes Feb 22, 2022
@vasilytric
Copy link
Author

@kbobrovs Would you mind to merge this PR?

@v-klochkov v-klochkov merged commit d6527a5 into intel:intel Feb 24, 2022
myler pushed a commit to myler/llvm-test-suite that referenced this pull request Apr 12, 2022
…tel#827)

* [SYCL][ESIMD] Add tests on simd increment and decrement operators
myler pushed a commit to myler/llvm-test-suite that referenced this pull request Jun 17, 2022
…tel#827)

* [SYCL][ESIMD] Add tests on simd increment and decrement operators
aelovikov-intel pushed a commit to aelovikov-intel/llvm that referenced this pull request Mar 27, 2023
…tel/llvm-test-suite#827)

* [SYCL][ESIMD] Add tests on simd increment and decrement operators
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants