Skip to content

Commit 7572651

Browse files
committed
Update the statement attribute definitions; NFC.
(Statement attributes do not currently utilize the tablegen functionality for checking things like language options and subjects.)
1 parent 5110b41 commit 7572651

File tree

1 file changed

+7
-7
lines changed

1 file changed

+7
-7
lines changed

clang/include/clang/Basic/Attr.td

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -1846,7 +1846,7 @@ def SYCLIntelFPGAInitiationInterval : StmtAttr {
18461846
let Subjects = SubjectList<[ForStmt, CXXForRangeStmt, WhileStmt, DoStmt],
18471847
ErrorDiag, "'for', 'while', and 'do' statements">;
18481848
let Args = [ExprArgument<"IntervalExpr">];
1849-
let LangOpts = [SYCLIsDevice, SYCLIsHost];
1849+
let LangOpts = [SYCLIsDevice, SilentlyIgnoreSYCLIsHost];
18501850
let HasCustomTypeTransform = 1;
18511851
let Documentation = [SYCLIntelFPGAInitiationIntervalAttrDocs];
18521852
}
@@ -1857,7 +1857,7 @@ def SYCLIntelFPGAMaxConcurrency : StmtAttr {
18571857
let Subjects = SubjectList<[ForStmt, CXXForRangeStmt, WhileStmt, DoStmt],
18581858
ErrorDiag, "'for', 'while', and 'do' statements">;
18591859
let Args = [ExprArgument<"NThreadsExpr">];
1860-
let LangOpts = [SYCLIsDevice, SYCLIsHost];
1860+
let LangOpts = [SYCLIsDevice, SilentlyIgnoreSYCLIsHost];
18611861
let HasCustomTypeTransform = 1;
18621862
let Documentation = [SYCLIntelFPGAMaxConcurrencyAttrDocs];
18631863
}
@@ -1868,7 +1868,7 @@ def SYCLIntelFPGALoopCoalesce : StmtAttr {
18681868
let Subjects = SubjectList<[ForStmt, CXXForRangeStmt, WhileStmt, DoStmt],
18691869
ErrorDiag, "'for', 'while', and 'do' statements">;
18701870
let Args = [ExprArgument<"NExpr">];
1871-
let LangOpts = [SYCLIsDevice, SYCLIsHost];
1871+
let LangOpts = [SYCLIsDevice, SilentlyIgnoreSYCLIsHost];
18721872
let HasCustomTypeTransform = 1;
18731873
let Documentation = [SYCLIntelFPGALoopCoalesceAttrDocs];
18741874
}
@@ -1878,7 +1878,7 @@ def SYCLIntelFPGADisableLoopPipelining : StmtAttr {
18781878
CXX11<"intel","disable_loop_pipelining">];
18791879
let Subjects = SubjectList<[ForStmt, CXXForRangeStmt, WhileStmt, DoStmt],
18801880
ErrorDiag, "'for', 'while', and 'do' statements">;
1881-
let LangOpts = [SYCLIsDevice, SYCLIsHost];
1881+
let LangOpts = [SYCLIsDevice, SilentlyIgnoreSYCLIsHost];
18821882
let HasCustomTypeTransform = 1;
18831883
let Documentation = [SYCLIntelFPGADisableLoopPipeliningAttrDocs];
18841884
}
@@ -1889,7 +1889,7 @@ def SYCLIntelFPGAMaxInterleaving : StmtAttr {
18891889
let Subjects = SubjectList<[ForStmt, CXXForRangeStmt, WhileStmt, DoStmt],
18901890
ErrorDiag, "'for', 'while', and 'do' statements">;
18911891
let Args = [ExprArgument<"NExpr">];
1892-
let LangOpts = [SYCLIsDevice, SYCLIsHost];
1892+
let LangOpts = [SYCLIsDevice, SilentlyIgnoreSYCLIsHost];
18931893
let HasCustomTypeTransform = 1;
18941894
let Documentation = [SYCLIntelFPGAMaxInterleavingAttrDocs];
18951895
}
@@ -1900,7 +1900,7 @@ def SYCLIntelFPGASpeculatedIterations : StmtAttr {
19001900
let Subjects = SubjectList<[ForStmt, CXXForRangeStmt, WhileStmt, DoStmt],
19011901
ErrorDiag, "'for', 'while', and 'do' statements">;
19021902
let Args = [ExprArgument<"NExpr">];
1903-
let LangOpts = [SYCLIsDevice, SYCLIsHost];
1903+
let LangOpts = [SYCLIsDevice, SilentlyIgnoreSYCLIsHost];
19041904
let HasCustomTypeTransform = 1;
19051905
let Documentation = [SYCLIntelFPGASpeculatedIterationsAttrDocs];
19061906
}
@@ -1909,7 +1909,7 @@ def SYCLIntelFPGANofusion : StmtAttr {
19091909
let Spellings = [CXX11<"intel","nofusion">];
19101910
let Subjects = SubjectList<[ForStmt, CXXForRangeStmt, WhileStmt, DoStmt],
19111911
ErrorDiag, "'for', 'while', and 'do' statements">;
1912-
let LangOpts = [SYCLIsDevice, SYCLIsHost];
1912+
let LangOpts = [SYCLIsDevice, SilentlyIgnoreSYCLIsHost];
19131913
let HasCustomTypeTransform = 1;
19141914
let Documentation = [SYCLIntelFPGANofusionAttrDocs];
19151915
}

0 commit comments

Comments
 (0)