[SYCL][FPGA] Implementing __builtin_intel_fpga_mem() #1033
Merged
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This patch creates and implements the __builtin_intel_fpga_mem builtin for
FPGA SYCL device. The builtin is used to indicate the characteristics of
the load-store unit (LSU) to be used when de-referencing the pointer.
The builtin accepts 3 arguments:
added for each language in separate libraries.
The effect of this is observable only through the FPGA hardware
generated. It lowers to an assignment in all other contexts.
Implementation strategy: In CodeGen, we generate a pointer annotation:
T* llvm.ptr.annotation.(T, "{params:..}{cachesize:..}", ...)
Signed-off-by: Mohammad Fawaz [email protected]