Skip to content

[SYCL] Improve intel-fpga-loops test #1034

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Jan 23, 2020
Merged

Conversation

vmaksimo
Copy link
Contributor

  • Removed redundant functions
  • Renamed FileCheck labels to avoid alphabetical changes in future

* Removed redundant functions
* Renamed FileCheck labels to avoid alphabetical changes in future

Signed-off-by: Viktoria Maksimova <[email protected]>
Signed-off-by: Viktoria Maksimova <[email protected]>
Copy link
Contributor

@MrSidims MrSidims left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM.
Regarding CHECK namings discussed above - I don't really have strong preferences.

@bader bader merged commit a91b0f5 into intel:sycl Jan 23, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants