Skip to content

[SYCL][FPGA] Enable template parameter support for memory attributes #1113

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Feb 11, 2020

Conversation

vmaksimo
Copy link
Contributor

This patch introduces template parameter support for the following attributes:

  • numbanks(N)
  • bankwidth(N)
  • bank_bits(b0, b1, ..., bn)
  • max_replicates(N)
  • private_copies(N)

Signed-off-by: Viktoria Maksimova [email protected]

This patch introduces template parameter support for the following attributes:
* numbanks(N)
* bankwidth(N)
* bank_bits(b0, b1, ..., bn)
* max_replicates(N)
* private_copies(N)

Signed-off-by: Viktoria Maksimova <[email protected]>
Signed-off-by: Viktoria Maksimova <[email protected]>
Copy link
Contributor

@MrSidims MrSidims left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks!

@bader bader merged commit ffcad03 into intel:sycl Feb 11, 2020
dyn_cast<IntelFPGABankWidthAttr>(TmplAttr)) {
instantiateIntelFPGABankWidthAttr(*this, TemplateArgs, IntelFPGABankWidth,
New);
}
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Can we add 'continue' instruction here?

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Actually, yes, we can.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants