Skip to content

[SYCL][Test] Temporally disable LIT tests on Windows/FPGA #1263

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Mar 6, 2020

Conversation

bader
Copy link
Contributor

@bader bader commented Mar 6, 2020

This will stabilize the CI system while #1262 is not resolved.

@bader bader requested a review from asavonic March 6, 2020 14:50
Copy link
Contributor

@asavonic asavonic left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I'm investigating this problem, so I hope we can enable these tests soon.

@bader bader merged commit f0197ab into intel:sycl Mar 6, 2020
@bader bader deleted the disable-accelearator-tests branch March 6, 2020 16:28
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants