-
Notifications
You must be signed in to change notification settings - Fork 787
[SYCL][L0] Programming guide for multi-tile and multi-card under Level-Zero backend. #3872
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
25d9aa6
to
5f01c0e
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@smaslov-intel could you please update index.rst file in the same directory? It is required for correct rendering to https://intel.github.io/llvm-docs/
Added. |
…l-Zero backend. Signed-off-by: Sergey V Maslov <[email protected]>
Signed-off-by: Sergey V Maslov <[email protected]>
Signed-off-by: Sergey V Maslov <[email protected]>
Signed-off-by: Sergey V Maslov <[email protected]>
Signed-off-by: Sergey V Maslov <[email protected]>
Signed-off-by: Sergey V Maslov <[email protected]>
Have no idea why CI is broken:
|
@tfzhu, one more issue |
Same as for other PRs restart helped. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Would be good to get more reviews from others.
Signed-off-by: Sergey V Maslov [email protected]