[SYCL] Enable SPV_INTEL_token_type extension #4055
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Don't enable it for FPGA H/W yet. Signed-off-by: Dmitry Sidorov <[email protected]>
AGindinson
reviewed
Jul 6, 2021
AGindinson
approved these changes
Jul 6, 2021
|
/summary:run |
|
@bader previously the translator would assert out in case of a token type appearance in LLVM IR and since we haven't seen any asserts I don't expect to see any regressions. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Don't enable it for FPGA H/W yet.
Signed-off-by: Dmitry Sidorov [email protected]