@@ -36,24 +36,29 @@ define void @_ZN3pov6ot_insEPPNS_14ot_node_structEPNS_15ot_block_structEPNS_12ot
36
36
; CHECK-GEN-ISEL-TRUE-NEXT: # implicit-def: $x3
37
37
; CHECK-GEN-ISEL-TRUE-NEXT: # implicit-def: $r29
38
38
; CHECK-GEN-ISEL-TRUE-NEXT: std r0, 80(r1)
39
+ ; CHECK-GEN-ISEL-TRUE-NEXT: b .LBB0_2
39
40
; CHECK-GEN-ISEL-TRUE-NEXT: .p2align 4
40
- ; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_1: # %while.cond11
41
+ ; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_1: # %cond.false21.i156
42
+ ; CHECK-GEN-ISEL-TRUE-NEXT: #
43
+ ; CHECK-GEN-ISEL-TRUE-NEXT: addi r4, r29, 1
44
+ ; CHECK-GEN-ISEL-TRUE-NEXT: srawi r4, r4, 1
45
+ ; CHECK-GEN-ISEL-TRUE-NEXT: addze r29, r4
46
+ ; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_2: # %while.cond11
41
47
; CHECK-GEN-ISEL-TRUE-NEXT: #
42
48
; CHECK-GEN-ISEL-TRUE-NEXT: lwz r4, 0(r3)
43
49
; CHECK-GEN-ISEL-TRUE-NEXT: cmplwi r4, 0
44
- ; CHECK-GEN-ISEL-TRUE-NEXT: beq cr0, .LBB0_3
45
- ; CHECK-GEN-ISEL-TRUE-NEXT: # %bb.2 : # %while.body21
50
+ ; CHECK-GEN-ISEL-TRUE-NEXT: beq cr0, .LBB0_5
51
+ ; CHECK-GEN-ISEL-TRUE-NEXT: # %bb.3 : # %while.body21
46
52
; CHECK-GEN-ISEL-TRUE-NEXT: #
47
53
; CHECK-GEN-ISEL-TRUE-NEXT: bl ZN3pov10pov_callocEmmPKciS1_pov
48
54
; CHECK-GEN-ISEL-TRUE-NEXT: nop
49
- ; CHECK-GEN-ISEL-TRUE-NEXT: addi r4, r29, 1
50
- ; CHECK-GEN-ISEL-TRUE-NEXT: srwi r5, r29, 1
51
- ; CHECK-GEN-ISEL-TRUE-NEXT: srawi r4, r4, 1
52
55
; CHECK-GEN-ISEL-TRUE-NEXT: std r3, 0(r3)
53
- ; CHECK-GEN-ISEL-TRUE-NEXT: addze r4, r4
54
- ; CHECK-GEN-ISEL-TRUE-NEXT: isel r29, r4, r5, 4*cr5+lt
55
- ; CHECK-GEN-ISEL-TRUE-NEXT: b .LBB0_1
56
- ; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_3: # %lor.rhs
56
+ ; CHECK-GEN-ISEL-TRUE-NEXT: bc 12, 4*cr5+lt, .LBB0_1
57
+ ; CHECK-GEN-ISEL-TRUE-NEXT: # %bb.4: # %cond.true18.i153
58
+ ; CHECK-GEN-ISEL-TRUE-NEXT: #
59
+ ; CHECK-GEN-ISEL-TRUE-NEXT: srwi r29, r29, 1
60
+ ; CHECK-GEN-ISEL-TRUE-NEXT: b .LBB0_2
61
+ ; CHECK-GEN-ISEL-TRUE-NEXT: .LBB0_5: # %lor.rhs
57
62
; CHECK-GEN-ISEL-TRUE-NEXT: std r30, 16(r3)
58
63
; CHECK-GEN-ISEL-TRUE-NEXT: addi r1, r1, 64
59
64
; CHECK-GEN-ISEL-TRUE-NEXT: ld r0, 16(r1)
@@ -76,33 +81,29 @@ define void @_ZN3pov6ot_insEPPNS_14ot_node_structEPNS_15ot_block_structEPNS_12ot
76
81
; CHECK-NEXT: # implicit-def: $x3
77
82
; CHECK-NEXT: # implicit-def: $r29
78
83
; CHECK-NEXT: std r0, 80(r1)
84
+ ; CHECK-NEXT: b .LBB0_2
79
85
; CHECK-NEXT: .p2align 4
80
- ; CHECK-NEXT: .LBB0_1: # %while.cond11
86
+ ; CHECK-NEXT: .LBB0_1: # %cond.false21.i156
87
+ ; CHECK-NEXT: #
88
+ ; CHECK-NEXT: addi r4, r29, 1
89
+ ; CHECK-NEXT: srawi r4, r4, 1
90
+ ; CHECK-NEXT: addze r29, r4
91
+ ; CHECK-NEXT: .LBB0_2: # %while.cond11
81
92
; CHECK-NEXT: #
82
93
; CHECK-NEXT: lwz r4, 0(r3)
83
94
; CHECK-NEXT: cmplwi r4, 0
84
- ; CHECK-NEXT: beq cr0, .LBB0_6
85
- ; CHECK-NEXT: # %bb.2 : # %while.body21
95
+ ; CHECK-NEXT: beq cr0, .LBB0_5
96
+ ; CHECK-NEXT: # %bb.3 : # %while.body21
86
97
; CHECK-NEXT: #
87
98
; CHECK-NEXT: bl ZN3pov10pov_callocEmmPKciS1_pov
88
99
; CHECK-NEXT: nop
89
- ; CHECK-NEXT: addi r4, r29, 1
90
- ; CHECK-NEXT: srwi r5, r29, 1
91
- ; CHECK-NEXT: srawi r4, r4, 1
92
100
; CHECK-NEXT: std r3, 0(r3)
93
- ; CHECK-NEXT: addze r4, r4
94
- ; CHECK-NEXT: bc 12, 4*cr5+lt, .LBB0_4
95
- ; CHECK-NEXT: # %bb.3: # %while.body21
96
- ; CHECK-NEXT: #
97
- ; CHECK-NEXT: ori r29, r5, 0
98
- ; CHECK-NEXT: b .LBB0_5
99
- ; CHECK-NEXT: .LBB0_4: # %while.body21
100
- ; CHECK-NEXT: #
101
- ; CHECK-NEXT: addi r29, r4, 0
102
- ; CHECK-NEXT: .LBB0_5: # %while.body21
101
+ ; CHECK-NEXT: bc 12, 4*cr5+lt, .LBB0_1
102
+ ; CHECK-NEXT: # %bb.4: # %cond.true18.i153
103
103
; CHECK-NEXT: #
104
- ; CHECK-NEXT: b .LBB0_1
105
- ; CHECK-NEXT: .LBB0_6: # %lor.rhs
104
+ ; CHECK-NEXT: srwi r29, r29, 1
105
+ ; CHECK-NEXT: b .LBB0_2
106
+ ; CHECK-NEXT: .LBB0_5: # %lor.rhs
106
107
; CHECK-NEXT: std r30, 16(r3)
107
108
; CHECK-NEXT: addi r1, r1, 64
108
109
; CHECK-NEXT: ld r0, 16(r1)
0 commit comments