Skip to content

Commit 6633916

Browse files
authored
[RISCV] Remove getPostRAMutations (#117527)
We are using `PostMachineScheduler` instead of `PostRAScheduler` since #68696. The hook `getPostRAMutations` is only used in `PostRAScheduler` so it is actually dead code for RISC-V now.
1 parent dd7aabf commit 6633916

File tree

2 files changed

+0
-8
lines changed

2 files changed

+0
-8
lines changed

llvm/lib/Target/RISCV/RISCVSubtarget.cpp

Lines changed: 0 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -186,11 +186,6 @@ bool RISCVSubtarget::useRVVForFixedLengthVectors() const {
186186

187187
bool RISCVSubtarget::enableSubRegLiveness() const { return true; }
188188

189-
void RISCVSubtarget::getPostRAMutations(
190-
std::vector<std::unique_ptr<ScheduleDAGMutation>> &Mutations) const {
191-
Mutations.push_back(createMacroFusionDAGMutation(getMacroFusions()));
192-
}
193-
194189
/// Enable use of alias analysis during code generation (during MI
195190
/// scheduling, DAGCombine, etc.).
196191
bool RISCVSubtarget::useAA() const { return UseAA; }

llvm/lib/Target/RISCV/RISCVSubtarget.h

Lines changed: 0 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -301,9 +301,6 @@ class RISCVSubtarget : public RISCVGenSubtargetInfo {
301301

302302
bool enableSubRegLiveness() const override;
303303

304-
void getPostRAMutations(std::vector<std::unique_ptr<ScheduleDAGMutation>>
305-
&Mutations) const override;
306-
307304
bool useAA() const override;
308305

309306
unsigned getCacheLineSize() const override {

0 commit comments

Comments
 (0)