We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b052af7 commit 81eec5fCopy full SHA for 81eec5f
llvm/docs/ReleaseNotes.md
@@ -125,6 +125,11 @@ Changes to the ARM Backend
125
the required alignment space with a sequence of `0x0` bytes (the requested
126
fill value) rather than NOPs.
127
128
+* When using the `MOVT` or `MOVW` instructions, the Assembler will now check to
129
+ ensure that any addend that is used is within a 16bit Signed value range. If the
130
+ addend falls outside of this range, the LLVM backend will emit an error like so
131
+ `Relocation Not In Range`.
132
+
133
Changes to the AVR Backend
134
--------------------------
135
0 commit comments