Skip to content

Commit bfb37e4

Browse files
committed
Remove dead code
1 parent d759dda commit bfb37e4

File tree

1 file changed

+1
-16
lines changed

1 file changed

+1
-16
lines changed

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp

Lines changed: 1 addition & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -5204,23 +5204,8 @@ SDValue AMDGPUTargetLowering::performFNegCombine(SDNode *N,
52045204
}
52055205
case ISD::SELECT: {
52065206
// fneg (select c, a, b) -> select c, (fneg a), (fneg b)
5207-
// This combine became necessary recently to prevent a regression in
5208-
// fneg-modifier-casting.ll caused by this patch legalising v2i32 xor.
5209-
// Specifically, additional instructions were added to the final codegen.
5210-
// When adding this combine a case was added to performFNEGCombine to
5211-
// prevent this combine from being undone under certain conditions.
52125207
// TODO: Invert conditions of foldFreeOpFromSelect
5213-
SDValue Cond = N0.getOperand(0);
5214-
SDValue LHS = N0.getOperand(1);
5215-
SDValue RHS = N0.getOperand(2);
5216-
EVT VT = LHS.getValueType();
5217-
if (VT != MVT::i32)
5218-
return SDValue();
5219-
5220-
SDValue LFNeg = DAG.getNode(ISD::FNEG, SL, VT, LHS);
5221-
SDValue RFNeg = DAG.getNode(ISD::FNEG, SL, VT, RHS);
5222-
SDValue Op = DAG.getNode(Opc, SL, VT, Cond, LFNeg, RFNeg);
5223-
return Op;
5208+
return SDValue();
52245209
}
52255210
case ISD::BITCAST: {
52265211
SDLoc SL(N);

0 commit comments

Comments
 (0)