We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent ea75544 commit ccd2572Copy full SHA for ccd2572
llvm/test/CodeGen/Mips/msa/compare_float.ll
@@ -1,4 +1,5 @@
1
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
2
+; RUN: llc -mtriple=mips-elf -mattr=+msa,+fp64,+mips32r2 < %s | FileCheck %s
3
; RUN: llc -mtriple=mipsel-elf -mattr=+msa,+fp64,+mips32r2 < %s | FileCheck %s
4
5
declare <4 x float> @llvm.mips.fmax.w(<4 x float>, <4 x float>) nounwind
0 commit comments