We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c94b846 commit e294356Copy full SHA for e294356
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
@@ -20968,9 +20968,10 @@ void RVVArgDispatcher::compute() {
20968
return;
20969
}
20970
20971
- unsigned RegsNeeded = std::max(
20972
- ArgInfo.VT.getSizeInBits().getKnownMinValue() / RISCV::RVVBitsPerBlock,
20973
- 1UL);
+ unsigned RegsNeeded =
+ std::max((unsigned)ArgInfo.VT.getSizeInBits().getKnownMinValue() /
+ RISCV::RVVBitsPerBlock,
20974
+ (unsigned)1);
20975
unsigned TotalRegsNeeded = ArgInfo.NF * RegsNeeded;
20976
for (unsigned StartReg = 0; StartReg + TotalRegsNeeded <= NumArgVRs;
20977
StartReg += RegsNeeded) {
0 commit comments