Skip to content

Commit e5a8236

Browse files
fixup! use getReg
1 parent 74a2cee commit e5a8236

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -935,7 +935,7 @@ bool RISCVLegalizerInfo::legalizeInsertSubvector(MachineInstr &MI,
935935

936936
MachineRegisterInfo &MRI = *MIB.getMRI();
937937

938-
Register Dst = IS.getOperand(0).getReg();
938+
Register Dst = IS.getReg(0);
939939
Register Src1 = IS.getBigVec();
940940
Register Src2 = IS.getSubVec();
941941
uint64_t Idx = IS.getIndexImm();

0 commit comments

Comments
 (0)