Skip to content

Commit eca616f

Browse files
authored
[RISCV] Fix schedule info for Zqvdotq (#142717)
The instructions in Zqvdotq is dot-product operation. So the schedule info should be VIMulAdd rather than VIALU.
1 parent 9d41159 commit eca616f

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoZvqdotq.td

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -37,11 +37,11 @@ let HasPassthruOp = true, HasMaskOp = true in {
3737
multiclass VPseudoVQDOT_VV_VX {
3838
foreach m = MxSet<32>.m in {
3939
defm "" : VPseudoBinaryV_VV<m>,
40-
SchedBinary<"WriteVIALUV", "ReadVIALUV", "ReadVIALUV", m.MX,
41-
forcePassthruRead=true>;
40+
SchedBinary<"WriteVIMulAddV", "ReadVIMulAddV", "ReadVIMulAddV", m.MX,
41+
forcePassthruRead=true>;
4242
defm "" : VPseudoBinaryV_VX<m>,
43-
SchedBinary<"WriteVIALUX", "ReadVIALUV", "ReadVIALUX", m.MX,
44-
forcePassthruRead=true>;
43+
SchedBinary<"WriteVIMulAddX", "ReadVIMulAddV", "ReadVIMulAddX", m.MX,
44+
forcePassthruRead=true>;
4545
}
4646
}
4747

0 commit comments

Comments
 (0)