Skip to content

Commit f36c414

Browse files
committed
Remove unneeded changes
Created using spr 1.3.6-beta.1
1 parent 299c3dd commit f36c414

File tree

2 files changed

+1
-2
lines changed

2 files changed

+1
-2
lines changed

llvm/lib/Target/RISCV/RISCVFoldMasks.cpp

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -123,7 +123,6 @@ bool RISCVFoldMasks::convertVMergeToVMv(MachineInstr &MI) const {
123123
TRI->lookThruCopyLike(FalseReg, MRI))
124124
return false;
125125

126-
// assert(MI.getOperand(4).isReg() && MI.getOperand(4).getReg() == RISCV::V0);
127126
if (!isAllOnesMask(MI.getOperand(4)))
128127
return false;
129128

llvm/lib/Target/RISCV/RISCVRegisterInfo.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -549,7 +549,7 @@ def VRM8 : VReg<VM8VTs, (add V8M8, V16M8, V24M8, V0M8), 8>;
549549

550550
def VRM8NoV0 : VReg<VM8VTs, (sub VRM8, V0M8), 8>;
551551

552-
def VMV0 : VReg<VMaskVTs, (add V0, V0, V0, V0, V0), 1>;
552+
def VMV0 : VReg<VMaskVTs, (add V0), 1>;
553553

554554
let RegInfos = XLenRI in {
555555
def GPRF16 : RISCVRegisterClass<[f16], 16, (add GPR)>;

0 commit comments

Comments
 (0)